ST.ANNE'S

COLLEGE OF ENGINEERING AND TECHNOLOGY

ANGUCHETTYPALAYAM, PANRUTI - 607 106



EC6612 VLSI DESIGN LAB

OBSERVATION NOTE

(FOR III B.E ELECTRONICS AND COMMUNICATION ENGINEERING STUDENTS)

:_____

NAME

REGISTER NO :_____

SEMESTER

:

DECEMBER 2019 - MAY 2019

AS PER ANNA UNIVERSITY (CHENNAI) SYLLABUS

2013 REGULATION

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

PREPARED BY: Mr. S. BALABASKER

ABOUT OBSERVATION NOTE & PREPARATION OF RECORD

- This Observation contains the basic diagrams of the circuits enlisted in the syllabus of EC6612 VLSI DESIGN LAB course, along with the design the design of various components of the Integrated circuit
- Aim of the experiment is also given at the beginning of each experiment. Once the student is able to design the circuit as per the circuit diagram, he/she is supposed to go through the instructions carefully and do the experiments step by step.
- ✤ They should note down the readings (observations) and tabulate them as specified.
- It is also expected that the students prepare the theory relevant to the experiment referring to prescribed reference book/journals in advance, and carry out the experiment after understanding thoroughly the concept and procedure of the experiment.
- They should get their observations verified and signed by the staff within two days and prepare & submit the record of the experiment while they come for the laboratory in subsequent week.
- The record should contain experiment No., Date ,Aim, Apparatus required, Theory, Procedure and result on one side(i.e., Right hand side, where rulings are provided) and Circuit diagram, Design, Model Graphs, Tabulations and Calculations on the other side (i.e., Left hand side, where no rulings is provided)
- ✤ All the diagrams and table lines should be drawn in pencil
- The students are directed to discuss & clarify their doubts with the staff members as and when required. They are also directed to follow strictly the guidelines specified.

EC6612 VLSI DESIGN LAB

SYLLABUS

FPGA BASED EXPERIMENTS.

1. HDL based design entry and simulation of simple counters, state machines, adders and multipliers .

2. Synthesis, P&R and post P&R simulation of the components simulated in (I) above. Critical paths and static timing analysis results to be identified. Identify and verify possible conditions under which the blocks will fail to work correctly.

3. Hardware fusing and testing of each of the blocks simulated in (I). Use of either chipscope feature (Xilinx) or the signal tap feature (Altera) is a must. Invoke the PLL and demonstrate the use of the PLL module for clock generation in FPGAs.

IC DESIGN EXPERIMENTS: (BASED ON CADENCE / MENTOR GRAPHICS / EQUIVALENT)

4. Design and simulation of a simple 5 transistor differential amplifier. Measure gain, ICMR, and CMRR

5. Layout generation, parasitic extraction and resimulation of the circuit designed in (1)

6. Synthesis and Standard cell based design of an circuits simulated in 1(I) above. Identification of critical paths, power consumption.

7. For expt (c) above, P&R, power and clock routing, and post P&R simulation.

8. Analysis of results of static timing analysis.

LIST OF EXPERIMENTS

S.NO	DATE	NAME OF THE EXPERIMENT	PAGE NO	DATE OF SUBMISSION	MARK (10)	SIGNATURE

LIST OF EXPERIMENTS

S.NO	DATE	NAME OF THE EXPERIMENT	PAGE NO	DATE OF SUBMISSION	MARK (10)	SIGNATURE

TOOLS

DATE:

AIM:

To study simulation tools using Xilinx software tool.

TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

PROCEDURE:

- 1. Now start the Xilinx ISE Design Suite 12.1
- 2. Go to file and click new project
- 3. Enter the project name and click next
- 4. Select the family name is Spartan 3E, speed is -4 and simulator is verilog click next and click Finish.
- 5. Click new source.
- 6. Select verilog module and type file name and click next.
- 7. Assign input and output port and click next.
- 8. Finally the report is shown click finish.
- 9. Type the program save and click synthesis.
- 10. To see the output wave form change the source from implementation to simulation and click simulator behavior model in ISim simulator.
- 11. Give values to the input variables and then click run
- 12. In wave window, click run icon and you can see corresponding output.

Steps to use Xilinx tool:

Start the Xilinx Project Navigator by using the desktop shortcut or by using the

> Start \rightarrow Programs \rightarrow Xilinx ISE \rightarrow Project Navigator.



➤ In the Project Navigator window go to FILE →New project → Click on new source → verilog module and give the name inverter.v →Define ports →Finish

🚾 New Project Wiza	rd	X
Create New Project Specify project loc	ation and type,	
Enter a name, locatio	ns, and comment for the project	
Name:		
Location:	D:\balalab	
Working Directory:	D:\balalab	
Description:		
Select the type of to	p-level source for the project	
Top-level source typ	e:	
HDL	×	
More Info	Next > Cancel	

> Select devices \rightarrow General purpose \rightarrow Spartan 3 \rightarrow ISE simulator \rightarrow verilog

Value	
Value	
All	~
	>
	~
	~
-4	~
HDL	V
XST (VHDL/Verilog)	~
ISim (VHDL/Verilog)	× × ×
Verilog	~
Store all values	~
VHDL-93	~
	Spartan3E XC35500E FT256 -4 HDL XST (VHDL/Verlog) Isin (VHDL/Verlog) Verlog Store all values

> In the create new source window select source type as verilog module give file name

(🚾 New Source Wizard	
o t	Select Source Type Select source type, file name and its location.	
	IP (CORE Generator & Architecture Wizard) Schematic User Document Verlog Module VHold Nodule VHOL Module VHOL Module VHOL Module VHOL Rackage VHOL Test Bench Embedded Processor	File name: Location: D-\balalab\t\pcore_dr Add to project
	More Info	Next > Cancel

> assign inputs and outputs \rightarrow click next \rightarrow finish \rightarrow yes \rightarrow next \rightarrow next \rightarrow finish

Specify	dule ports for module.						
Aodule name	add						
	Port Name	Direction		Bus	MSB	LSB	^
a		input	~				
Ь		input	~				
c		output	~				
		input	~				
		input	~				
		input	~				
		input	~				
		input	~				
		input	~				
		input	~				
		input	~				
		input	~				~

> Double click on source file \rightarrow complete the verilog code for inverter

- > Check syntax, and remove errors if present
- Simulate the design using ISE Simulator Highlight inverter.v file in the Sources in Project window. To run the Behavioral Simulation, Click on the symbol of FPGA device and then right click→Click on new source→Click on verilog text fixture→Give file name with _tb→ finish
- ➤ Generate test bench file after initial begin assign value for inputs → Click on simulate behavioral model → see the output.

RESULT:

DATE:

AIM:

To study synthesize tools using Xilinx software tool.

TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

THEORY:

Synthesis is an automatic method of converting a higher level abstraction to a lower level abstraction. The synthesis tool convert **Register Transfer Level** (RTL) description to **gate level netlists**. These gate level netlists consist of interconnected gate level macro cells. These gate level netlists currently can be optimized for **area, speed** etc., The analyzed design is synthesized to a library of components, typically gates, latches, or flipflops. Hierarchical designs are synthesized in bottom up fashion, that is lower level components are synthesized before higher level components. Once the design is synthesized we have a gate level netlist. This gate level netlist can be simulated. Delay for the individual components are available as part of the description of the component libraries. Timing accurate simulation is not possible at this point because the actual timing characteristics is determined by the physical placement of the design within the FPGA chip. However, the functional simulation that is possible at this point is quite a bit more accurate than simulation based on user specified delays. After run the synthesize in process window then full adder model is converted to **netlist file**.

To convert the RTL to gates, three steps typically occur:

* The RTL description is translated to an unoptimized boolean description usually consisting of primitive gates such as AND and OR gates, flip-flop, and latches. This is a functionally correct but completely unoptimized description.

* Boolean optimization algorithms are executed on this boolean equivalent description to produce an optimized boolean equivalent description.

* This optimized boolean equivalent description is mapped to actual logic gate by making use of a technology library of the target process.

PROCEDURE:


- 1. Now start the Xilinx ISE Design Suite 12.1
- 2. Go to file and click new project
- 3. Enter the project name and click next
- 4. Select the family name is Spartan 3E, speed is -4 and simulator is verilog click next and click Finish.
- 5. Click new source.
- 6. Select verilog module and type file name and click next.

- 7. Assign input and output port and click next.
- 8. Finally the report is shown click finish.
- 9. Type the program save and click synthesis.
- 10. Go to synthesis \rightarrow View RTL schematic

PROGRAM:

module full_adder (a,b,c,sum,carry);
output sum,carry ;
input a,b,c ;
assign sum = a ^ b ^ c;
assign carry = (a&b) | (b&c) | (c&a);
endmodule

RTL SCHEMATIC:



RESULT:

AIM:

To study place and root and back annotation for FPGAs synthesize tools using Xilinx software tool.

TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

THEORY:

To map this Full adder design onto the FPGA. The primitive hardware elements that are available in Xilinx xc3s500e chip, namely lookup tables and positive-edge-triggered flip-flops are organized as a **two dimensional array of CLBs**. The netlist from synthesize is composed of **gates**, **latches**, **and flipflops**. It is necessary to assign CLB to netlist primitives. This is the process of **mapping** a design. For example gates will be assigned to look-up tables. This process effectively translates the gate level netlist produce by the synthesize compiler into a netlist of FPGA primitive hardware components. Each elements of this new netlist corresponds to a hardware primitive in the FPGA Chip. The mapped design produces identifies the set of FPGA hardware primitives and their interconnection. The next step is to assign each of the components in the netlist to a equivalent physical primitives on the FPGA chip. Once this assignment or placement is made the interconnection between the components in the netlist must be made within the chip. This will require routing signals through the switch matrix and other inter connect resources available on FPGA Chip. This Place and route layout was generated from Xilinx ISE **Floor planner**. After place and route the design can be simulated to validate the design. At this point timing is more accurate because the propagation delays along routed signals and through CLBs can be more accurately estimated. This is particularly important for designs that are operating under tight timing tolerance.

To convert the RTL to gates, three steps typically occur:

* The RTL description is translated to an unoptimized boolean description usually consisting of primitive gates such as AND and OR gates, flip-flop, and latches. This is a functionally correct but completely unoptimized description.

* Boolean optimization algorithms are executed on this boolean equivalent description to produce an optimized boolean equivalent description.

* This optimized boolean equivalent description is mapped to actual logic gate by making use of a technology library of the target process.

PROCEDURE:

- 1. Now start the Xilinx ISE Design Suite 12.1
- 2. Go to file and click new project
- 3. Enter the project name and click next
- 4. Select the family name is Spartan 3E, speed is -4 and simulator is verilog click next and

click Finish.

- 5. Click new source.
- 6. Select verilog module and type file name and click next.
- 7. Assign input and output port and click next.
- 8. Finally the report is shown click finish.
- 9. Types the program saves and clicks synthesis.
- 10. Choose Implementation →user constraints →I/O pin planning (plan ahead) pre- synthesis, type the input /output port.

PROGRAM:

module full_adder (a,b,c,sum,carry);


output sum, carry;

input a,b,c;

```
assign sum = a \wedge b \wedge c;
```

```
assign carry = (a\&b) | (b\&c) | (c\&a);
```

endmodule



RESULT:

DATE:

STUDY OF FPGA BOARD AND ON-BOARD LED'S AND SWITCHES

AIM:

To Study Field Programmable Gate Array (FPGA) board and to test the on-board LEDs and Switches using Xilinx software tool.

TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

THEORY:

DIP SWITCHES:

When in the UP or ON position, a switch connects the FPGA pin to V_{cc} , a logic High. When DOWN or in the OFF position, the switch connects the FPGA pin to ground, a logic low. The switches typically exhibit about 2ms of mechanical bounce and there is no active debouncing circuitry, although such circuitry could easily be added to the FPGA design programmed on the board.

KEY SWITCHES:

The key switches can provide pulse input to the FPGA. The switches connect to an associated FPGA pin. Pressing a key generates logic High on the associated FPGA pin. There is no active debouncing circuitry on the key switches.

LEDS:

Test LEDs are provided for mapping output of FPGA or tracking particular stage in the design. A series current limiting resistor of 270 ohm is associated with every LED. To turn on an individual LED, drive the associated FPGA control signal High.

PROCEDURE:

1.Create a new project & create a new Verilog file.

2. Type the program for testing LEDs and Switches and Save it

3.Synthesize the program and view the RTL Model.

4. Create test bench waveform and simulate it.

5.Download the program using the procedure given below into the FPGA.

6.Now test the physical working of the switches and the LED's on – board.

DOWNLOADING PROCEDURE:

- 1. Select "Synthesis/Implementation" in the source window.
- 2. Select the created module (*.v file) in the source window.
- 3. Select "user constraint" in the process window, double click "edit constraint" to create user constraint file (*.UCF).
- 4. Type the net list to define the I/O pins and save it.
- 5. Double click "implement design" in the process window.
- 6. Double click "Generate programming "file and select the respective created bit file (*.bit)
- 7. Double click " configure device (iMPACT) ". In the impact window that appears, select 'configure device using boundary scan'. Click finish
- 8. Right click on the created Xilinx model & select 'program', give OK on the displayed window.

PROGRAM:

module leds(a, b); input [0:15]a; output [0:15]b; reg [0:15]b; always@(a)begin b=~a; end endmodule

RESULT:

DATE:

SIMULATION OF BASIC LOGIC GATES

AIM:

To write a verilog program for basic logic gates to synthesize and simulate using Xilinx software tool.

TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

THEORY:

AND GATE:

An AND gate is a digital logic gate with two or more inputs and one output that performs logical conjunction. The output of an AND gate is true only when all of the inputs are true. If one or more of an AND gate's inputs are false, then the output of the AND gate is false.

EQUATION	LOGIC SYMBOL	TF	RUTH TAB	LE
		A	В	
Y = a & b				

OR GATE:

An OR gate is a digital logic gate with two or more inputs and one output that performs logical disjunction. The output of an OR gate is true when one or more of its inputs are true. If all of an OR gate's inputs are false, then the output of the OR gate is false

EQUATION	LOGIC SYMBOL	TF	RUTH TAB	LE
		Α	В	
$\mathbf{Y} = \mathbf{a} \mid \mathbf{b}$				

NOT GATE:

A NOT gate, often called an inverter, is a nice digital logic gate to start with because it has only a single input with simple behavior. A NOT gate performs logical negation on its input. In other words, if the input is true, then the output will be false. Similarly, a false input results in a true output.

EQUATION	LOGIC SYMBOL	TRUTH TABLE
		Α
Y = ~a		

NAND GATE:

A NAND gate (sometimes referred to by its extended name, Negated AND gate) is a digital logic gate with two or more inputs and one output with behavior that is the opposite of an AND gate. The output of a NAND gate is true when one or more, but not all, of its inputs are false. If all of a NAND gate's inputs are true, then the output of the NAND gate is false.

EQUATION	LOGIC SYMBOL	TR	TRUTH TABLE	
		Α	В	
Y = ~(a & b)				

NOR GATE:

A NOR gate (sometimes referred to by its extended name, Negated OR gate) is a digital logic gate with two or more inputs and one output with behavior that is the opposite of an OR gate. The output of a NOR gate is **true** all of its inputs are**false**. If one or more of a NOR gate's inputs are **true**, then the output of the NOR gate is **false**.

EQUATION	LOGIC SYMBOL	TF	RUTH TAB	LE
		Α	B	
$\mathbf{Y} = \mathbf{a} \mathbf{b}$				
$\mathbf{r} = (\mathbf{u} \mid \mathbf{v})$				

EX-OR GATE (XOR):

An XOR gate (sometimes referred to by its extended name, Exclusive OR gate) is a digital logic gate with two or more inputs and one output that performs exclusive disjunction. The output of an XOR gate is true only when exactly one of its inputs is true. If both of an XOR gate's inputs are false, or if both of its inputs are true, then the output of the XOR gate is false.

EQUATION	LOGIC SYMBOL	TF	RUTH TAB	LE
		Α	В	
Y = a ^ b				
$\mathbf{r} = \mathbf{u} \cdot \mathbf{v}$				

EX-NOR GATE (XNOR):

An XNOR gate (sometimes referred to by its extended name, Exclusive NOR gate) is a digital logic gate with two or more inputs and one output that performs logical equality. The output of an XNOR gate is true when all of its inputs are true or when all of its inputs are false. If some of its inputs are true and others are false, then the output of the XNOR gate is false.

EQUATION	LOGIC SYMBOL	TF	TRUTH TABLE	
		Α	B	
$\mathbf{Y} = \mathbf{\sim}(\mathbf{a} \wedge \mathbf{b})$				
I – (u b)				
	,			

BUFFER GATE:

A buffer has only a single input and a single output with behavior that is the opposite of an NOT gate. It simply passes its input, unchanged, to its output. In a boolean logic simulator, a buffer is mainly used to increase propagation delay. In a real-world circuit, a buffer can be used to amplify a signal if its current is too weak.

EQUATION	LOGIC SYMBOL	TRUTH TABLE	
$\mathbf{Y} = \mathbf{A}$	N	A	

PROCEDURE:

Software part

- 1. Click on the Xilinx ISE Design Suite 12.1or Xilinx Project navigator icon on the desktop of PC.
- 2. Write the Verilog code by choosing HDL as top level source module.
- 3. Check syntax, view RTL schematic and note the device utilization summary by double clicking on the synthesis in the process window.
- 4. Perform the functional simulation using Xilinx ISE simulator.
- 5. The output can be observed by using ISIM Simulator.

PROGRAM:

BASIC GATES:

DATAFLOW	BEHAVIORAL	STRUCTURAL
	NOT GATE	
module notgate(a,y);	module notgate (a,y);	module notgate (a,y)
input a;	input a;	input a;
output y;	output y;	output y;
assign y= ∼a;	reg y;	inv a1(y,a);
endmodule	always @(a)	endmodule
	begin	
	y=~a;	
	end	
	endmodule	
	OR GATE	
module orgate(a,b,y);	module orgate(a,b,y);	module orgate(a,b,y);
inpput a,b;	input a,b;	input a,b;
output y;	output y;	output y;
assign y=(a b);	reg y;	or a1(y,a,b);
endmodule	always @(a,b)	endmodule
	begin	
	y=a b;	
	end	
	endmodule	
	AND GATE	
module andgate(a,b,y);	module andgate(a,b,y);	module andgate(a,b,y);
input a,b;	input a,b;	input a,b;
output y;	output y;	output y;
assign y=(a&b);	reg y;	and a1(y,a,b);
endmodule	always @(a,b)	endmodule
	begin	
	y=a&b	
	end	
	endmodule	

	NOR GATE	
module norgate(a,b,y);	module norgate(a,b,y);	module norgate(a,b,y);
inpput a,b;	input a,b;	input a,b;
output y;	output y;	output y;
assign y=~(a b);	reg y;	nor a1(y,a,b);
endmodule	always @(a,b)	endmodule
	begin	
	y=~(a b);	
	end	
	endmodule	
	NAND Gate	
module nandgate(a,b,y);	module nandgate(a,b,y);	module nandgate(a,b,y);
input a,b;	input a,b;	input a,b;
output y;	output y;	output y;
assign y=~(a&b);	reg y;	nand a1(y,a,b);
endmodule	always @(a,b)	endmodule
	begin	
	y=~(a&b);	
	end	
	endmodule	
	XOR Gate	
module xorgate(a,b,y);	module xorgate(a,b,y);	module xorgate(a,b,y);
input a,b;	input a,b;	input a,b;
output y;	output y;	output y;
assign y=(a^b);	reg y;	xor a1(y,a,b);
endmodule	always @(a,b)	endmodule
	begin	
	y=a^b;	
	end	
	endmodule	
	XNOR GATE	
module xnorgate(a,b,y);	module xnorgate(a,b,y);	module xnorgate(a,b,y);
input a,b;	input a,b;	input a,b;
output y;	output y;	output y;
assign y=(~(a^b));	reg y;	xnor a1(y,a,b);
endmodule	always @(a,b)	endmodule

	begin	
	y=~(a^b);	
	end	
	endmodule	
	BUFFER GATE	
module bufgate (a,y);	module bufgate (a,y);	module bufgate (a,y);
input a;	input a;	input a;
output y;	output y;	-
assign $y=a;$	reg y;	output y;
endmodule	always @(a)	buf(y,a);
	begin	endmodule
	y=a;	
	end	
	endmodule	
BASIC GA	TES (ALL GATES IN ONE I	PROGRAM)
module gates(a,b,c,d,e,f,g,h,i,j);	module gates(a,b,c,d,e,f,g,h,i,j);	module gates(a,b,c,d,e,f,g,h,i,j);
input a,b;	input a,b;	input a,b;
output c,d,e,f,g,h,i,j;	output c,d,e,f,g,h,i,j;	output c,d,e,f,g,h,i,j;
assign c=a&b	reg c,d,e,f,g,h,i,j;	and (c,a,b);
assign d=a b;	always @(a,b)	or(d,a,b);
assign e=~a;	begin	not(e,a);
assign f=a;	c=a&b	buf(f,a);
assign $g=\sim(a b);$	d=a b;	nor(g,a,b);
assign h=a^b;	e=~a;	xor(h,a,b);
assign i=~(a^b);	f=a;	xnor(i,a,b);
assign j=~(a&b);	g = (a b);	nand(j,a,b);
endmodule	h=a^b;	endmodule
	i=~(a^b);	
	j=~(a&b);	
	end	
	endmodule	

SIMULATION REPORT

RESULT:

DATE:

SIMULATION OF HALF ADDER AND FULL ADDER

AIM:

To write a verilog program for half adder and full adder to synthesize and simulate using Xilinx software tool.

TOOLS REQUIRED:

SOFTWARE:

1. Xilinx ISE Design Suite 12.1

THEORY:

HALF ADDER:

The half adder consists of two input variables designated as Augends and Addend bits. Output variables produce the Sum and Carry. The 'carry' output is 1 only when both inputs are 1 and ,sum' is 1 if any one input is 1. The Boolean expression is given by,

$$sum = a^b$$

 $carry = a \& b$

FULL ADDER:

A Full adder is a combinational circuit that focuses the arithmetic sum of three bits. It consists of 3 inputs and 2 outputs. The third input is the carry from the previous Lower Significant Position. The two outputs are designated as Sum (S) and Carry (C). The binary variable S gives the value of the LSB of the Sum. The output S=1 only if odd number of 1's are present in the input and the output C=1 if two or three inputs are 1.

sum = $a \wedge b \wedge c$ carry= (a & b) | (b & c) | (a & c)

PROCEDURE:

Software part

1. Click on the Xilinx ISE Design Suite 12.1or Xilinx Project navigator icon on the desktop of PC.

2. Write the Verilog code by choosing HDL as top level source module.

3. Check syntax, view RTL schematic and note the device utilization summary by double

clicking on the synthesis in the process window.


4. Perform the functional simulation using Xilinx ISE simulator.

5. The output can be observed by using ISIM Simulator.

PROGRAM:

HALF ADDER

LOGIC DIAGRAM:



TRUTH TABLE:


INPUTS		OUTPUTS	
Α	В	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

PROGRAM:

DATA FLOW	STRUCTURAL	BEHAVIOURAL
module halfadder(a,b,sum,carry);	module halfadder(a,b,sum,carry);	module halfadder(a,b,sum,carry);
input a,b;	input a,b;	input a,b;
output sum,carry;	output sum,carry;	output sum,carry;
assign sum = $a \wedge b$;	reg sum,carry;	xor(sum,a,b);
assign carry = (a&b);	always @(a,b)	and(carry,a,b);
endmodule	begin	endmodule
	sum=a^b;	
	carry=(a&b);	
	end	
	endmodule	

FULL ADDER

LOGIC DIAGRAM:




TRUTH TABLE:

Α	В	С	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

PROGRAM:

DATAFLOW MODELLING:
module full_adder (a,b,c,sum,carry);
output sum, carry;
input a,b,c ;
assign sum = $a \wedge b \wedge c$;
assign carry = $(a\&b) (b\&c) (c\&a);$
endmodule
BEHAVIORAL MODELLING:
module full_adder (a,b,c,sum,carry);
input a,b,c;
output sum,carry;
reg sum,carry;
always @(a,b,c)
begin
sum=a^b^c;
carry=(a&b) (b&c) (c&a);
end
endmodule
STRUCURAL MODELLING:
<pre>module full_adder(sum,carry,a,b,c);</pre>
input a,b,c;
output sum,carry;
wire w1,w2,w3;
xor x1(w1,a,b);
<pre>xor x2(sum,w1,c);</pre>
and a1(w2,a,b);
and a2(w3,w1,c);
or(carry,w2,w3);
endmodule

FULL ADDER USING HALF ADDER



SIMULATION REPORT

RESULT:

DATE:

SIMULATION OF ADDER

AIM:

To write a Verilog program for Adder and to synthesize, simulate it using Xilinx software tool.

TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

THEORY :

When you add large numbers carefully together the addition is done digit by digit. In the illustration, two 8 –digit binary numbers are being added. The top row contains the first number and the second row the other. Working from the right-hand side, there can be no 'carry' to add to the sum of the first two digits, so a half adder is sufficient. But for the second and subsequent pairs of digits, full adders must be use (any carry' is indicated by a f below the adder). The output will be an 8-bit and if the carry is formed that will be shown in cout output value.


PROCEDURE:

Software part

- 1. Click on the Xilinx ISE Design Suite 12.1or Xilinx Project navigator icon on the desktop of PC.
- 2. Write the Verilog code by choosing HDL as top level source module.
- 3. Check syntax, view RTL schematic and note the device utilization summary by double
- 4. Clicking on the synthesis in the process window.
- 5. Perform the functional simulation using Xilinx ISE simulator.
- 6. The output can be observed by using ISIM Simulator.

PROGRAM:


8-BIT RIPPLE CARRY ADDER:



input a,b,c; output sum,carry; wire w1,w2,w3; half_adder ha1(a,b,w1,w2); half_adder ha2(c,w1,sum,w3); or(carry,w2,w3); endmodule

module rippleadder(a, b, cin, sum, cout); input [7:0] a,b; input cin; output [7:0]sum; output cout; wire[6:0] c; full_adder a1(a[0],b[0],cin,sum[0],c[0]); full_adder a2(a[1],b[1],c[0],sum[1],c[1]); full_adder a2(a[1],b[1],c[0],sum[1],c[1]); full_adder a2(a[2],b[2],c[1],sum[2],c[2]); full_adder a3(a[2],b[2],c[1],sum[2],c[2]); full_adder a4(a[3],b[3],c[2],sum[3],c[3]); full_adder a4(a[3],b[3],c[2],sum[3],c[3]); full_adder a5(a[4],b[4],c[3],sum[4],c[4]); full_adder a6(a[5],b[5],c[4],sum[5],c[5]); full_adder a7(a[6],b[6],c[5],sum[6],c[6]); full_adder a8(a[7],b[7],c[6],sum[7],cout); endmodule

4-BIT RIPPLE CARRY ADDER



module half_adder(a,b,sum,carry);
input a,b;
output sum,carry;
xor(sum,a,b);
and(carry,a,b);
endmodule

module full_adder(a,b,c,sum,carry); input a,b,c; output sum,carry; wire w1,w2,w3; half_adder ha1(a,b,w1,w2); half_adder ha2(c,w1,sum,w3); or(carry,w2,w3); endmodule

module rippleadder (a, b, cin, sum, cout); input [3:0]a,b; input cin; output [3:0]sum; output cout; wire[2:0] c; full_adder a1(a[0],b[0],cin,sum[0],c[0]); full_adder a2(a[1],b[1],c[0],sum[1],c[1]); full_adder a3(a[2],b[2],c[1],sum[2],c[2]); full_adder a4(a[3],b[3],c[2],sum[3],cout); endmodule

SIMULATION REPORT:

RESULT:

DATE:

SIMULATION OF MULTIPLIER

AIM:

To write a Verilog program for 4-bit multiplier and to synthesize, simulate it using Xilinx software tool.

TOOLS REQUIRED:

SOFTWARE:

1. Xilinx ISE Design Suite 12.1

THEORY:

Multiplication of two elements in the polynomial basis can be accomplished in the normal way of multiplication, but there are a number of ways to speed up multiplication, especially in hardware. In this type the multiplication can done parallel counter and it is generate carry. The multiplication is independent of the carry so we can perform N number of multiplication independent of carry.


PROCEDURE:

Software part

- 1. Click on the Xilinx ISE Design Suite 12.1or Xilinx Project navigator icon on the desktop of PC.
- 2. Write the Verilog code by choosing HDL as top level source module.
- 3. Check syntax, view RTL schematic and note the device utilization summary by double
- 4. Clicking on the synthesis in the process window.
- 5. Perform the functional simulation using Xilinx ISE simulator.
- 6. The output can be observed by using ISIM Simulator.

PROGRAM:

4-BIT ARRAY MULTIPLIER:



m0

m1

m2

m3

m7

m5

m4

m6

PROGRAM:

module half_adder(a,b,sum,carry); input a,b; output sum,carry; xor(sum,a,b); and(carry,a,b); endmodule

module full_adder(a,b,c,sum,carry); input a,b,c; output sum,carry; wire w1,w2,w3; half_adder ha1(a,b,w1,w2); half_adder ha2(c,w1,sum,w3); or(carry,w2,w3); endmodule

module arraymultiplier(m,a,b); input [3:0]a,b; output [7:0]m; wire [15:0]p; wire [12:1]s,c; and(p[0],a[0],b[0]); and(p[1],a[1],b[0]); and(p[2],a[0],b[1]); and(p[3],a[2],b[0]); and(p[4],a[1],b[1]); and(p[5],a[0],b[2]); and(p[6],a[3],b[0]); and(p[7],a[2],b[1]); and(p[8],a[1],b[2]); and(p[9],a[0],b[3]); and(p[10],a[3],b[1]); and(p[11],a[2],b[2]);

```
and(p[12],a[1],b[3]);
and(p[13],a[3],b[2]);
and(p[14],a[2],b[3]);
and(p[15],a[3],b[3]);
half_adder ha1(s[1],c[1],p[1],p[2]);
full_adder fa2(s[2],c[2],p[4],p[3],p[5]);
half_adder ha3(s[3],c[3],s[2],c[1]);
full_adder fa4(s[4],c[4],p[6],p[7],p[8]);
full_adder fa5(s[5],c[5],s[4],c[2],c[3]);
half_adder ha6(s[6],c[6],s[5],p[9]);
full_adder fa7(s[7],c[7],p[10],p[11],p[12]);
full_adder fa8(s[8],c[8],c[5],c[4],s[7]);
half_adder ha9(s[9],c[9],s[8],c[6]);
full_adder fa10(s[10],c[10],p[14],p[13],c[7]);
full_adder fa11(s[11],c[11],c[9],c[8],s[10]);
full_adder fa12(s[12],c[12],p[15],c[10],c[11]);
buf(m[0],p[0]);
buf(m[1],s[1]);
buf(m[2],s[3]);
buf(m[3],s[6]);
buf(m[4],s[9]);
buf(m[5],s[11]);
buf(m[6],s[12]);
buf(m[7],c[12]);
endmodule
```

4-BIT MULTIPLIER

module adder(a,b, out); input [3:0]a,b; output [7:0]out; assign out= a*b; endmodule

SIMULATION REPORT:

RESULT:

DATE:

SIMULATION OF FLIP FLOPS

AIM:

To write a Verilog program for various flip flops and to synthesize, simulate it using Xilinx software tool.

TOOLS REQUIRED:

SOFTWARE:

1. Xilinx ISE Design Suite 12.1

THEORY:

D-FLIP FLOP:

It has only a single data input. That data input is connected to the S input of RS-flip flop, while the inverse of D is connected to the R input. This prevents that the input combination ever occurs. To allow the flip flop to be in holding state, a D-flip flop has a second input called "clock". The clock input is AND-ed with the D input, such that when clock=0, the R and S inputs of the RS-flip flop are 0 and the state is held.

D-LATCH:

It has only a single data input. That data input is connected to the S input of RS-flip flop, while the inverse of D is connected to the R input. This prevents that the input combination ever occurs. To allow the flip flop to be in holding state, a D-flip flop has a second input called "enable". The enable input is AND-ed with the D input, such that when enable=0, the R and S inputs of the RS-flip flop are 0 and the state is held.

PROCEDURE:

Software part:

- 1. Click on the Xilinx ISE Design Suite 12.1or Xilinx Project navigator icon on the desktop of PC.
- 2. Write the Verilog code by choosing HDL as top level source module.
- 3. Check syntax, view RTL schematic and note the device utilization summary by double clicking on the synthesis in the process window.
- 4. Perform the functional simulation using Xilinx ISE simulator.
- **5.** The output can be observed by using ISIM Simulator.

JK FLIP FLOP:

				TRUTH TABLE				
			1	Q	J	K	Qbar	
	J	Q		0	0	0	0	
	clk			0	0	1	0	
				0	1	0	1	
	K	\mathbf{Q}_{bar}		0	1	1	1	
		reset	-	1	0	0	1	
				1	0	1	0	
				1	1	0	1	
				1	1	1	0	
begin Q <= end else if (J == 0 begin Qbar end else if (J == 0) && K :	== 0)						

SR FLIP FLOP:

		TRUTH TABLE				
	Q	S	R	Qbar		
S Q	0	0	0	0		
clk	0	0	1	0		
	0	1	0	1		
R Q _{bar}		1	1	X		
reset	1	0	0	1		
	1	0	1	0		
	1	1	0	1		
	1	1	1	X		
if (reset) begin $Q \le 0$; end else if (S == 0 && R == 0) begin $Qbar \le Q$; end else if (S == 0 && R == 1) begin $Qbar \le 0$; end else if (S == 1 && R == 0) begin Qbar <= 1; end else if (S == 1 && R == 1) begin Qbar <= 1; end else if (S == 1 && R == 1) begin Qbar <= 1; end						

D FLIP FLOP:

	TRUTH TABLE		
D Q	Q	D	Q _{bar}
clk	0	0	0
	0	1	1
reset Q _{bar}	1	0	0
	1	1	1
$ \begin{array}{l} \mbox{module } D_Flip_Flop (Q,Qbar,clk,reset,D); \\ \mbox{input } clk,reset,D; \\ \mbox{output } Q,Qbar; \\ \mbox{reg } Q,Qbar; \\ \mbox{always } @(posedge \ clk) \\ \mbox{if } (reset) \\ & begin \\ Q <= 0; \\ \mbox{end} \\ else \\ & begin \\ Qbar <= D; \\ \mbox{end} \\ \end{array} $			
endmodule			

T FLIP FLOP:

	TRUTH TABLE			
T Q	Q	Т	Q _{bar}	
clk	0	0	0	
	0	1	1	
reset Q _{bar}	1	0	1	
	1	1	0	
module T_Flip_Flop (Q,Qbar,clk,reset,t); input clk,reset,t; output Q, Qbar; reg Q, Qbar; always @(posedge clk) if (reset) begin $Q \le 0$; end				
else				
if (t == 0)				
begin				
$Qbar \ll Q;$				
end				
else $if(t = 1)$				
if (t == 1)				
begin				
Qbar <= ~Q;				
end				
endmodule				

SIMULATION REPORT:

RESULT:

DATE:

SIMULATION OF UP-DOWN COUNTER

AIM:

To write a verilog program for Up-Down Counter and to synthesize, simulate it using Xilinx software tool.

TOOLS REQUIRED:


Software:

1. Xilinx ISE Design Suite 12.1

THEORY:

UP-DOWN COUNTER:

A counter that can change state in either direction, under the control of an up or down selector input, is known as an up/down counter. When the selector is in the up state, the counter increments its value. When the selector is in the down state, the counter decrements the count. Likewise the counter counts in both the directions continuously until attaining the end of the count. The count is initiated by the positive clock pulse. The counter counts from 0000 to 1111 for up count and 1111 to 0000 for down count.



PROCEDURE:

Software part

- 1. Click on the Xilinx ISE Design Suite 12.1or Xilinx Project navigator icon on the desktop of PC.
- 2. Write the Verilog code by choosing HDL as top level source module.
- 3. Check syntax, view RTL schematic and note the device utilization summary by double Clicking on the synthesis in the process window.
- 4. Perform the functional simulation using Xilinx ISE simulator.
- 5. The output can be observed by using ISIM Simulator.

PROGRAM:

UP COUNTER	DECIMAL		PRESENT STATE			
	VALUE	8	4	2	1	
		q[3]	q[2]	q[1]	q[0]	_
	0	0	0	0	0	
	1	0	0	0	1	▲
	2	0	0	1	0	
	3	0	0	1	1	
	4	0	1	0	0	
	5	0	1	0	1	
	6	0	1	1	0	
	7	0	1	1	1	
	8	1	0	0	0	
	9	1	0	0	1	
	10	1	0	1	0	
	11	1	0	1	1	
	12	1	1	0	0	
	13	1	1	0	1	
	14	1	1	1	0	
Ļ	15	1	1	1	1	
▼	0	0	0	0	0	

4-BIT	UP	CO	UNI	FER

module counter (clk,clr,q); input clk,clr; output [3:0]q; reg [3:0]q; always @(posedge clk) begin if (clr) q <=4'b0000;else q <=q + 1'b1;end endmodule

4-BIT DOWN COUNTER

module counter (clk,clr,q); input clk,clr; output [3:0]q; reg [3:0]q; always @(posedge clk) begin if (clr) $q \le 4$ 'b0000; else $q \le q - 1$ 'b1; end endmodule

SIMULATION REPORT:

4-BIT UP-DOWN COUNTER:

module updowncounterm(clk,clr,updown,q);

input clk,clr;

input updown;

output [3:0]q;

reg [3:0]q;

always@(posedge clk)

begin

if(clr)

q <=4'b0000;

else if(updown)

q <= q+1'b1;

else

q <= q-1'b1;

end

end module

SIMULATION REPORT:

RESULT:

DATE:

SIMULATION OF COUNTER

AIM:

To write a Verilog program for different Counters and to synthesize, simulate it using Xilinx software tool.


TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

THEORY:

MOD 10 COUNTERS:



JOHNSON COUNTER:

Johnson Counter is one kind of Ring Counter. It is also known as Twisted Ring Counter. A 4-bit Johnson Counter passes blocks of four logic "0" and then passes four logic "1". So it will produce 8-bit pattern. For example, "1000" is initial output then it will generate 1100, 1110, 1111, 0111, 0011, 0001, 0000 and this patterns will repeat so on.

RING COUNTER:

Ring Counter is composed of Shift Registers. The data pattern will recirculate as long as clock pulses are applied. For example, if we talk about 4-bit Ring Counter, then the data pattern will repeat every four clock pulses. If pattern is 1000, then it will generate 0100, 0010, 0001, 1000 and so on.


PROCEDURE:

Software part


- 1. Click on the Xilinx ISE Design Suite 12.1or Xilinx Project navigator icon on the desktop of PC.
- 2. Write the Verilog code by choosing HDL as top level source module.
- 3. Check syntax, view RTL schematic and note the device utilization summary by double clicking on the synthesis in the process window.
- 4. Perform the functional simulation using Xilinx ISE simulator.
- 5. The output can be observed by using ISIM Simulator.

PROGRAM:


MOD 10 COUNTERS / DECADE COUNTER:



JOHNSON COUNTER



RING COUNTER



SIMULATION REPORT:

RESULT:

DATE:

AIM:

To analyze, synthesize and simulate state machines using Xilinx simulation tool

TOOLS REQUIRED:

Software:

1. Xilinx ISE Design Suite 12.1

THEORY:

MEALY MODEL:

Analysis describes what a given circuit will do under certain operating conditions. The behavior of a clocked sequential circuit is determined from the inputs, the outputs, and the state of its flip-flops. The outputs and the next state are both a function of the inputs and the present state. The analysis of a sequential circuit consists of obtaining a table or a diagram for the time sequence of inputs, outputs, and internal states. It is also possible to write Boolean expressions that describe the behavior of the sequential circuit. These expressions must include the necessary time sequence, either directly or indirectly. A logic diagram is recognized as a clocked sequential circuit if it includes flip-flops with clock inputs. The flip-flops may be of any type, and the logic diagram may or may not include combinational logic gates.


State Equations: The behavior of a clocked sequential circuit can be described algebraically by means of state equations. A *state equation* (also called a *transition equation*) specifies the next state as a function of the present state and inputs. Consider the sequential circuit shown in Fig. 1. It acts as a 0-detector by asserting its output when a 0 is detected in a stream of 1s.

A(t+1) = A(t)x(t) + B(t)x(t) ; B(t+1) = A'(t)x(t); y(t) = [A(t) + B(t)]x'(t)

A state equation is an algebraic expression that specifies the condition for a flip-flop state transition. The left side of the equation, with (t + 1), denotes the next state of the flip-flop one clock edge later. The right side of the equation is a Boolean expression that specifies the present state and input conditions that make the next state equal to 1. Since all the variables in the Boolean expressions are a function of the present state, we can omit the designation (t) after each variable for convenience and can express the state equations in the more compact form

A(t+1) = Ax + Bx; B(t+1) = A'x; y = Ax' + Bx'

LOGIC DIAGRAM:




STATE TABLE:

The time sequence of inputs, outputs, and flip-flop states can be enumerated in a *state table* (sometimes called a *transition table*). The table consists of four sections labeled *present state*, *input*, *next state*, and *output*. The present-state section shows the states of flip-flops A and B at any given time t. The input section gives a value of x for each possible present state. The next-state section shows the states of the flip-flops one clock cycle later, at time t + 1. The output section gives the value of y at time t for each present state table for the above Circuit diagram

Present State		Input	Next State		Output	
Α	В	X	Α	В	У	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	0	1	
0	1	1	1	1	0	
1	0	0	0	0	1	
1	0	1	1	0	0	
1	1	0	0	0	1	
1	1	1	1	0	0	

STATE DIAGRAM:

The information available in a state table can be represented graphically in the form of a state diagram. In this type of diagram, a state is represented by a circle, and the (clock-triggered) transitions between states are indicated by directed lines connecting the circles. The state diagram provides the same information as the state table and is obtained directly from Table. The binary number inside each circle identifies the state of the flip-flops. The directed lines are labeled with two binary numbers separated by a slash. The input value during the present state is labeled first, and the number after the slash gives the output during the present state with the given input. A directed line connecting a circle with itself indicates that no change of state occurs.



PROGRAM:

MEALY MODEL:

module Mealy_model(y, x, clk, reset);

input x,clk,reset;

output reg y;

reg [1:0] state, next_state;

parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;

always @ (posedge clk)

if (reset == 0) state $\leq S0$;

else state <= next_state;

always @ (state, x)

case (state)


S0: if (x) next_state = S1; else next_state = S0;

S1: if (x) next_state = S3; else next_state = S0;

S2: if (x) next_state = S2; else next_state = S0; S3: if (x) next_state = S2; else next_state = S0; endcase always @ (state, x) case (state) S0: y = 0; S1, S2, S3: $y = \sim x$; endcase endmodule

MOORE MODEL:

LOGIC DIAGRAM:



STATE TABLE:


The time sequence of inputs, outputs, and flip-flop states can be enumerated in a *state table* (sometimes called a *transition table*). The table consists of four sections labeled *present state*, *input*, *next state*, and *output*. The present-state section shows the states of flip-flops A and B at any given time t. The input section gives a value of x for each possible present state. The next-state section shows the states of the flip-flops one clock cycle later, at time t + 1. The output section gives the value of y at time t for each present state and input condition.

Presen	t State	Input	Next State		Flip- Flop Inputs			
Α	В	X	A	В	$\mathbf{J}_{\mathbf{A}}$	KA	$\mathbf{J}_{\mathbf{B}}$	K _B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

STATE EQUATIONS:

A(t+1) = JA' + K'A B(t+1) = JB' + K'B A(t+1) = BA' + (Bx')'A = A'B+AB'+Ax $B(t+1) = x'B' + (A \oplus x)'B = B'x' + ABx + A'Bx'$

STATE DIAGRAM:



MOORE MODEL:

module Moore_Model(y, x, clk, reset); input x,clk,reset; output [1:0]y; reg [1:0] state; parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11; always @ (posedge clk) if (reset == 0) state <= S0; else case (state) S0: if (x) state <= S0; else state <= S1; S1: if (x) state <= S2; else state <= S3; S2: if (x) state <= S2; else state <= S3; S3: if (x) state <= S3; else state <= S0; endcase assign y=state; endmodule

RESULT:

DATE:

FPGA IMPLEMENTATION OF COUNTER AND TESTING USING CHIP SCOPE PRO

AIM:

To implement a 4 bit ripple counter using FPGA and test it using Chip Scope Pro feature tool.

TOOLS REQUIRED:

Software:

2. Xilinx ISE Design Suite 12.1

THEORY:

Follow the down loading procedure given in Expt. 3(a) to configure the FPGA device for the 4 bit ripple counter given in Expt. 1(c) and verify its working using Chip Scope Pro feature. The procedure for verification using Chip Scope Pro is outlined below:

CHIP SCOPE PRO:


Xilinx provides Chip Scope Pro software to view hardware simulation (to view the current status of the hardware signals in a FPGA board). We can run the Chip Scope Pro for current project and also configure the FPGA through Chip Scope Pro. An FPGA may get inputs from the outside environment like switches or binary signals from external hardware and the Project output is changed depending on the input. When we change the input in hardware we get the output changes in hardware which is also updated in Chip Scope Pro simulation window. Thus we can view the real time changes of hardware signals in software. Refer Xilinx website to know more details about Chip Scope Pro.

Working procedure of Chip Scope Pro is given in the following section. Counter function is taken as an example to view the hardware simulation. Create a new project file and give the Verilog Coding, UCF file. Save the files and select New Source from Project menu. New Source Wizard window will open, here select Chip Scope Definition and Connection File. Give the file name and file location to store the file then click 'Next' and 'Finish.

CONFIGURING THE LOGIC ANALYZER CORE:

In order to test the counter design we have to configure and insert the logic analyzer core in our design. Follow these steps:


1. In the 'Sources" view right click on the top module (counter.v) and select 'New Source'



2. In the 'New Source Wizard' window, select 'Chipscope Definition and Connection File' and specify the filename as 'counter_db'. Click 'Next' and then click 'Finish'.

Select Source Type Select source type, file name and its location.	
BMM File	File name:
Verilog Module Werilog Test Fixture	counter_debug
VHDL Module	Location:
VHDL Package VHDL Fast Bench Embedded Processor	D:\/cd_display\counter\counter_chipscope

3. Note that 'counter_debug.cdc' file has been added to your 'Sources' list and is listed below the selected top module (counter).



4. Double click on 'debug.cdc' to launch the ChipScope Pro Core Inserter application. This application will integrate the logic analyzer core into our counter design. Do not alter any settings on the first screen. Click 'Next'.

DEVICE	DEVICE	Select Device Option
ICON	- Design Files	
	Input Design Netlist: Over depletion	Browse
Core Utilization	Output Design Netlist:	Browse
	Output Directory: Office_directory.	Browse
and and an owned to be a set of the set of t	Use SRLs	
BRAM Count: 0	Use RPMs (Provious) Negt >	

5. To observe any signal, we have to specify the trigger. Logic analyzer core will start capturing the desired signal upon activation of trigger signal. In this example we want to monitor the counter's counting action as soon as 'rst' signal is deactivated. So we will create two trigger ports. One port will be 'rst' signal and another port will be counter's eight least significant bits. Set 'Number of trigger ports' to 2.

In 'TRIG0' frame set 'Trigger Width' as 1 (since 'rst' is one bit signal).

In 'TRIG1' frame set 'Trigger Width' as 8 (as we want to observe counter's 8 least significant bits). Click Next.

sle Edit Help ₽ ⇔ ⇔								1
DEVICE	ILA				Sele	ct Integrated Lo	gic Analyzer Op	tions
ICON UCLEA	Trigger Parameters	Capture Paramet	ers 1	Vet Connections	1			
	Trigger Input and Mat Number of Input Trig		-		Nu	mber of Match (Inits Used: 2	
Core Utilization	TRIGO:	Trigger Width: # Match Units:			Match Type: Bit Values:	1		Î
		Counter Width:			Functions:			1
LUT Count: 360	TRIG1:	Trigger Width:	8	1	Match Type:	Basic		
FF Count: 243 BRAM Count: 1	Trigger Condition Set				Max Numb	er of Sequencer	Levels: 16	•
	Storage Qualification							
	< Previous No	egt >					Remov	e Unit

6. Now in this window we will specify capture parameters. We want to use our trigger ports as data ports which will be recorded by logic analyzer. We also want to sample data on rising clock edge. In 'Sample On' list select 'Rising'.

Set Number of samples to be recorded by changing 'Data Depth' to 1024 samples. This will record 1024 samples from the trigger event. You can at the most record 16K samples.

Select both check boxes in 'Trigger Ports Used As Data' frame.

Click Next.

DEVICE	ILA Select Integrated Logic Analyzer Option
ICON UR: ILA	Trigger Parameters Capture Parameters Net Connections
	Capture Settings Sample On Rising Clock Edge
Core Utilization	Data Depth: 1024 💌 Samples 💽 Data Same As Trigger
	Trigger Ports Used As Data
	Include TRIGO Port (width=1)
	C Include TRIG1 Port (width-8)
LUT Count: 363	
FF Count: 248	
BRAM Count: 1	
	<previous next=""> Remove U</previous>

7. Now we will specify which signal(s) to be used as Clock and Trigger. Click on 'Modify Connections'.

ChipScope Pro Core Inserter ile Edit Help	[counter_debug.cdc]
9 0 0	
DEVICE	ILA Select Integrated Logic Analyzer Options
CON UCILA	Trigger Parameters Capture Parameters Net Connections
OU, IL.H	Net Connections
	Ŷ - UNIT
Core Utilization	
LUT Count: 363 FF Count: 248	
and the state of t	Modify Connections

8. Select the 'Clock signals' Pane, then select 'clk_BUFG' signal from the left hand side list and then click on 'Make Connection'. This will add 'clk' signal as the clock signal for logic analyzer.

Structure / Nets					Net Selections
/ (counter)			1	•	Clock Signals Trigger/Data Signals
				•	Channel CH:0 Jick_BUFOP
•	1.1.		14		
Net Name	▼ Pattern:		▼ Filter		
a top a top or other	Source Instance	Source Component	Base Type		
rvet rvamie	-oodure istatistica				
	Mcount_tount_sor<4>	XORCY	XORCY	•	
Result<4>			XORCV -	-	
lesut<4> lesut<5>	Mcount_tcount_xor«4»	XORCY		•	
lesut<4> lesut<5> lesut<6>	Mcount_tcount_xor<4> Mcount_tcount_xor<5>	XORCY XORCY	XORCY XORCY XORCY	•	
Result<4> Result<5> Result<6> Result<7> R	Mcourt_tourt_xor<4> Mcourt_tourt_xor<5> Mcourt_tourt_xor<6> Mcourt_tourt_xor<7> courter	XORCY XORCY XORCY counter	XORCY XORCY XORCY PORT	•	
Result-4> Result-4> Result-6> Result-7> S S	Moount_tount_sore4> Moount_tount_sore5> Moount_tount_sore5> Moount_tount_sore7> counter cik_BLFOP	XORCY XORCY XORCY COUNTRY BUFOP	XORCY XORCY XORCY PORT BUFOP	•	CPO
Result <4> Result <5> Result <5> Result <7> R R L BUFOP II	Moount_icount_sor<4> Moount_icount_sor<5> Moount_icount_sor<5> Moount_icount_sor<7> counter ck_BUFOP counter	XORCY XORCY XORCY COURTER BUFOP Counter	XORCY XORCY XORCY PORT BUFOP PORT	- I.	СРО
Result 4> Result	Moount_toount_xore4> Moount_toount_xore5> Moount_toount_xore5> Moount_toount_xore7> counter ckt_BUFOP counter rst_BUF	XORCY XORCY XORCY COUNTER BUFOP COUNTER BUF	XORCY XORCY XORCY PORT BUFGP FORT BUF		
Net Name Result <4> Result <5> Result <7> Result <7> Result <7> II II II II II Court <0>	Moount_tourt_ror-4- Moount_toount_xor-45- Moount_toount_xor-45- Moount_toount_xor-47- counter oft_BUF0P counter ret_BUF toount_0	XORCY XORCY XORCY Counter BUFQP Counter BUF FDC	XORCV XORCV XORCV PORT BUFOP PORT BUF PORT FDC	Lafter L	CP0 Make Connections
Result 45 Result 45 Result 45 Result 47 Result 47 Result 47 Result 47 Result 47 Result 47 Result 47 Result 40 Result 40 Result 40 Result 40 Result 40 Result 45 Result	Moount_toount_xore4> Moount_toount_xore5> Moount_toount_xore5> Moount_toount_xore7> counter ckt_BUFOP counter rst_BUF	XORCY XORCY XORCY COUNTER BUFOP COUNTER BUF	XORCV XORCV XORCY PORT BUFOP PORT BUF		

9. Now select 'Trigger/Data signals' pane. Select 'TP0' and connect 'rst_IBUF' signal to CH0 channel.

Net Selections Clock Signals Trigger/Data Signals Channel Channel Channel
Channel
The second design of the second
The second design of the second
CH:0 Urst_IBUF
I and the second
TP0 TP1
Make Connections


10. Similarly click on 'TP1' pane and add connect counter's lower eight bits to eight channels. Click 'OK' once you finish making connections.

Select Net						
Structure / Nets	L .			Net S	elections	
/ [counter]				* Cloc	k Signals	Trigger/Data Signals
				Char CH2 CH2 CH2 CH2 CH2 CH2 CH2 CH2 CH2 CH2	nel Acount< Acount< Acount< Acount< Acount< Acount Acount	1> 2> 3> 3> 4> 5>
•			•			
-	▼ Pattern:		↓ ▼ Filter			
Net Name	Pattern:	Source Component	1.1			
Net Name Net Name		Source Component	- Filter			
Net Name Net Name	Source Instance	and internet delivery of the second s	Filter			
Net Name Net Name tl st_EUF	Source Instance	counter	Filter Base Type PORT			
Net Name Net Name st st_IBUF count<0>	Source Instance counter rst_BUF	counter BLF	Filter Base Type PORT IBUF			
Net Name Net Name tt st_BUF count<0> count<1>	Source Instance counter rst_BUF tcount_0	counter BLF FDC	Filter Base Type Fort EUF FDC			
Net Name Net Name rst_BUF count<0> count<1> count<2> count<2>	Source Instance counter rst_BUF tcount_0 tcount_1	counter IBUF FDC FDC	Filter Base Type FORT EUF FDC FDC		TP1	
Net Name Net Name ret rst_BUF tcount<0> tcount<1> tcount<2> tcount<3> tcount<3> tcount<4> tcount<4 tc	Source Instance counter rst_IBUF toount_0 toount_1 tcount_2	Counter IBUF FDC FDC FDC	Filter Base Type PORT BUF FDC FDC FDC		TP1	
Net Name Net Name st_BUF count<0> count<1> count<2> count<4> count<4+ count	Source Instance counter rst_IBUF tcount_0 tcount_1 tcount_2 tcount_3	EUF FDC FDC FDC FDC FDC FDC FDC FDC	Filter Base Type FORT BUF FDC FDC FDC FDC FDC FDC FDC	•	- Parameter	
Net Name Net Name rst_BUF count<0> count<1> count<2> count<2> count<2> count<4>	Source Instance counter rst_IBUF tcount_0 tcount_1 tcount_2 tcount_3 tcount_4	Counter BUF FDC FDC FDC FDC FDC FDC	Filter Base Type FORT BUF FDC FDC FDC FDC FDC	•	TP1 ice Connection	s Move Nets Up
Net Name Net Name st_BUF count<0> count<1> count<2> count<4> count<4+ count	Source Instance counter rst_IBUF tcount_0 tcount_1 tcount_2 tcount_3 tcount_4 tcount_5	EUF FDC FDC FDC FDC FDC FDC FDC FDC	Filter Base Type FORT BUF FDC FDC FDC FDC FDC FDC FDC	TP0	- Parameter	

11. Now in the main window click on 'Return to Project Navigator'. It will ask for saving the project, click 'Yes'. Now we are ready to compile the entire counter design along with the logic analyzer core.

		1
DEVICE	ILA Select Integrated Logic Analyzer O	options
U0: 8.A	Trigger Parameters Capture Parameters Net Connections	
	Net Connections	_
	► TRIGGER PORTS	
Core Utilization		
LUT Count: 363 FF Count: 248 BRAM Count: 1	Save Project and return to Project Navigator?	
	Modify Connections	

12. In the ISE, select top level module 'counter' and in the 'Processes' pane double click on 'Analyze Design Using ChipScope'. This will start the process to synthesize combined unit consisting of design under test (in this case counter) and the chipscope cores.



DEBUGGING THE DESIGN USING CHIPSCOPE ANALYZER TOOL:

Once the synthesis gets over, ISE will launch the Analyzer tool. Make sure that FPGA board is connected to PC.

1. Once the analyzer tool is running, click on 'Initialize JTAG Chain' icon located at the top right corner of the window. This will initialize the JTAG chain and identify the devices found in the chain. A dialog box will appear showing the devices discovered. Click 'OK'.

2. Now select the FPGA device from the JTAG chain, right click and then select 'Configure' to specify the configuration bit stream file.


3. Select the bit stream file 'cntr.bit' from the bit stream folder. Then click 'OK'.

IMPORTANT:


4. After clicking 'OK', tool will load the bit stream file into FPGA and check the availability of debugging cores. If debugging core is found tool will show 'INFO: Found 1 Core Unit in the JTAG device Chain.' Message in status window.

Project: counter JTAO Chain	4	
	ChipScope Pro Analyzer	X
	JTAG Chain Device Order Index Name Device Name IR Length Device IDCODE USERCODE 0/M/Device0 XC35200 6 01414093 1/M/Device1 XCF045 8 /5046093	
	1)MyDevice1 (xCF04S 8 15046093 Advanced >>	DNO
	OK Cancel Read USERCODEs	Pro

If you see 'Found 0 Core ...' message instead, then either you have selected wrong bit stream file or something has gone wrong in one of the previous steps and debugging core has not been inserted properly into the design.



If everything is fine then you will see options for Logic Analyzer core inserted in our design. Now double click on the 'Trigger Setup' element to launch trigger setup window. And for trigger port 0 (i.e. 'rst' signal) specify the trigger Value 0.



5. This will make logic analyzer to trigger as soon as 'rst' become zero and record 1024 samples on successive clock edges. Note that trigger signals are sampled on rising clock edge. Double click on 'Waveform' element to see the waveform. 5. Now everything is ready. To apply the settings and ARM the trigger click on button. After that press the 'Down' button on the development board to release the 'rst' signal. This will trigger the logic analyzer. Once 1024 samples are recorded, this data will be

ChipScope Pro Analyzer	[counter]															
Elle Yew JTAG Chain De	wice IniggerSetup V 중	S. 1999	n W	ndow	Helb											
Project: counter	Waveform - DEV:0	MyDev	fice0 (XC3S	SOAN) UN	IT:0 My	LAO (IL	A)							ំ ជ	1
VNIT 0 MyILA0 (ILA) Trigger Setup	Bus/Signal	x	0	8	5 1	0 15	20	25	30	35	40	45	50	55	60	6
- Waveform	/ret_IBUF	0	0	1												1-
	<pre> /tcount </pre>	00	00	300	0000000	000000	200000	000000	XXXXXX	00000	00000	00000	20000	00000	00000	X
ignals: DEV: 0 UNIT: 0	-/tcount<0>	0	0	Л	nnn	uuu	ллл	ய	บบา	ЛЛ	M	NU	ហា	ЛЛ	ហោ	1
- Data Port - Trigger Ports	-/tcount(1>	0	0	5	LП	ПЛ	Л	T	JUL	Л	Л	J	J	Л	ЛГ	1
	-/tcount<2>	0	0									5	ப	L		U
	/tcount(3>	0	0				-	5			5	3	1		-	l
	- /tcount<4>	0	0			6	_			1		1		_	_	1
	/tcountcs>	0	0						ſ	1			-		_	J
	/tcount(6)	0	0													
	/tcount(7>	0	0	-												7
	(I)	4	()	•	1										1	
				X	: 0	1	••	0:0		I	Þ	۵(X-0	}: 0			
COMMAND: upload 0 0	g for core to be armed															1127

NOTE: To see the names of the trigger ports, you can import the 'debug.cdc' file in analyzer tool. Click on File>Import and then select 'counter_debug.cdc'

PROGRAM:

module counter (clk,clr,q);

input clk,clr; output [3:0]q;

reg [3:0]q;

always @(posedge clk)

begin

if (clr)

q<=4'b0000;

else

q<=q+1'b1;

end

end module

NETLIST:

PlanAhead Generated physical constraints
NET "clk" LOC = A8;
NET "clr" LOC = T14;
NET "q[0]" LOC = R1;
NET "q[1]" LOC = R2;
NET "q[2]" LOC = K3;
NET "q[3]" LOC = T4;

RESULT:

TANNER

TOOLS

Introduction to Tanner Tool

Tanner tool is a Spice Computer Analysis Programmed for Analogue Integrated Circuits. Tanner tool consists of the following Engine Machines:

- 1. S-EDIT (Schematic Edit)
- 2. T-EDIT (Simulation Edit)
- 3. W-EDIT (Waveforms Edit)
- 4. L-EDIT (Layout Edit)

Using these engine tools, spice program provides facility to the use to design & simulate new ideas in Analogue Integrated Circuits before going to the time consuming & costly process of chip fabrication.

> <u>SCHEMATIC EDIT TOOL (S-EDIT)</u>

S-Edit is hierarchy of files, modules & pages. It introduces symbol & schematic modes. S-Edit provides the facility of:

- 1. Beginning a design.
- 2. Viewing, drawing & editing of objects.
- 3. Design connectivity.
- 4. Properties, net lists & simulation.
- 5. Instance & browse schematic & symbol mode.

Beginning a design: It explains the design process in detail in terms of file module operation and module.

Browser: Effective schematic design requires a working knowledge of the S-Edit design hierarchy of files & modules. S-Edit design files consist of modules. A module is a functional unit of design such as a transistor, a gate and an amplifier.

Modules contain two components:

1) Primitives: Geometrical objects created with drawing tools.

2) Instances: References to other modules in file. The instanced module is the original.

S-Edit has two viewing modes:

- 1. Schematic Mode: to create or view a schematic, we operate in schematic mode.
- 2. Symbol Mode: it represents symbol of a larger functional unit such as operational amplifier.

T-SPICE PRO CIRCUIT ANALYSIS

An introduction to the integrated components of the T- Spice Pro circuit analysis suite:

Schematic data files (.sdb): describes the circuits to be analyzed in graphical form, for display and editing by S- Edit" Schematic Editor.

Simulation input files (.sp): describes the circuits to be analyzed in textual form, for editing and simulation by T- Spice" Circuit Simulator.

Simulation output files (.out): containing the numerical results of the circuit analyses, for manipulation and display by W- Edit" Waveform Viewer.

> <u>CIRCUIT SIMULATOR (T-SPICE)</u>

T- Spice Pro's waveform probing feature integrates S- Edit, T- Spice, and W- Edit to allow individual points in a circuit to be specified and analyzed. A few analysis is described below:

The heart of T-Spice operation is the input file (also known as the circuit description, the net list & the input deck). This is a plain text file that contains the device statement & simulation commands, drawn from the SPICE circuit description language with which T-Spice constructs a model of the circuit to be simulated. Input files can be created and modified with any text editor.

T-Spice is a tool used for simulation of the circuit. It provides the facility of

- 1. Design Simulation
- 2. Simulation Commands
- 3. Device Statements
- 4. User-Designed External Models
- 5. Small Signal & Noise Models

T-Spice uses Kirchhoff's Current Law (KCL) to solve circuit problems. To T-Spice, a circuit is a set of devices attached to nodes. The voltage at all nodes represents the circuit state. T-Spice solves for a set of node voltage that satisfied KCL (implying that sum of currents flowing into each node is zero). In order to evaluate whether a set of node voltages is a solution, T-Spice computers and sums all the current flowing out of each device into nodes connected to it (its terminals). The relationship between the voltages at device terminals and the currents through the terminal is determined by the device model for a resistor of resistance

R is

$I=\Delta V/R$

Where, ΔV represents the voltage difference across the device. A few analyses are discussed below:

DC Operating Point Analysis

DC operating point analysis finds a circuit's steady- state condition, obtained (in principle) after the input voltages have been applied for an infinite amount of time. The .include command causes T- Spice to read in the contents of the model file for the evaluation of NMOS and PMOS transistors.

The technology file assigns values to MOSFET model parameters for both n - and p -type devices. When read by the input file, these parameters are used to evaluate MOSFET model equations, and the results are used to construct internal tables of current and charge values. Values read or interpolated from these tables are used in the computations called for by the simulation. Following each transistor name are the names of its terminals. The required order of terminal names is: drain -gate -source -bulk. Then the model name (NMOS or PMOS in this example), and physical characteristics such as length and width, are specified. The .op command performs a DC operating point calculation and writes the results to the file specified in the Simulate > Start Simulation dialog. The output file lists the DC operating point information for the circuit described by the input file.

DC Transfer Analysis

DC transfer analysis is used to study the voltage or current at one set of points in a circuit as a function of the voltage or current at another set of points. This is done by sweeping the source variables over specified ranges, and recording the output. A list of sources to be swept, and the voltage ranges across which the sweeps are to take place follow the .dc command, indicating transfer analysis. The transfer analysis will be performed as follows: vdd will be set at 5 volts and vin will be swept over its specified range; vdd will then be incremented and vin will be reswept over its range; and so on, until vdd reaches the upper limit of its range. The .dc command ignores the values assigned to the voltage sources vdd and vin in the voltage source statements, but they must still be declared in those statements. The results for nodes in and out are reported by the .print dc command to the specified destination.

Transient Analysis

Transient analysis provides information on how circuit elements vary with time. The basic T- Spice command for transient analysis has three modes. In the default mode, the DC operating point is computed, and T- Spice uses this as the starting point for the transient simulation. The .tran command specifies the characteristics of the transient analysis to be performed.

AC Analysis

AC analysis characterizes the circuit's behavior dependence on small- signal input frequency. It involves 84 Prepared By Mr.S.BALABASKER,AP/ECE three steps: (1) calculating the DC operating point; (2) linearizing the circuit; and (3) solving the linearized circuit for each frequency. When ac voltage source is to be applied, then vdiff sets the DC voltage difference between nodes the two nodes to -0. 0007 volts; its AC magnitude is 1 volt and its AC phase is 180 degrees. The .ac command performs an AC analysis. Following the .ac keyword is information concerning the frequencies to be swept during the analysis. In case, the frequency is to be swept logarithmically, by decades (DEC); 5 data points are to be included per decade is considered to be the standard The two .print commands write the voltage magnitude (in decibels) and phase (in degrees), respectively, for the node out to the specified file. The .acmodel command writes the small- signal model parameters and operating point voltages and currents for all circuit devices

Noise Analysis

Real circuits, of course, are never immune from small, random fluctuations in voltage and current levels. In T- Spice, the influence of noise in a circuit can be simulated and reported in conjunction with AC analysis. The purpose of noise analysis is to compute the effect of the noise associated with various circuit devices on an output voltage or voltages as a function of frequency. Noise analysis is performed in conjunction with AC analysis; if the .ac command is missing, then the .noise command is ignored. With the .ac command present, the .noise command causes noise analysis to be performed at the same frequencies. The .noise command takes two arguments: the output at which the effects of noise are to be computed, and the input at which the .noise can be considered to be concentrated for the purposes of estimating the equivalent noise spectral density. The print command is used to print results.

WAVEFORM EDIT

The ability to visualize the complex numerical data resulting from VLSI circuit simulation is critical to testing, understanding & improving these circuits. W-Edit is a waveform viewer that provides ease of use, power & speed in a flexible environment designed for graphical data representation. The advantages of W-Edit include:

1. Tight Integration with T-spice, Tanner EDA_s circuit level simulator. W-Edit can chart data generated by T-spice directly, without modification of the output text data files. The data can also be charted dynamically as it is produced during the simulation.

2. Charts can automatically configure for the type of data being presented.

3. A data is treated by W-Edit as a unit called a trace. Multiple traces from different output files can be viewed simultaneously in single or several windows; traces can be copied and moved between charts & windows. Trace arithmetic can be performed on existed tracing to create new ones.

4. Chart views can be panned back & forth and zoomed in & out, including specifying the exact X-Y coordinate range.

5. Properties of axes, traces, rides, charts, text & colors can be customized.

Numerical data is input to W-Edit in the form of plain or binary text files. Header & Comment information supplied by T-Spice is used for automatic chart configuration. Runtime update of results is made possible by linking W-Edit to a running simulation in T-Spice. W-Edit saves data with chart, trace, axis & environment settings in files with the WDB (W-Edit Database).

> <u>LAYOUT(L-EDIT)</u>

It is a tool that represents the masks that are used to fabricate an integrated circuit. It describes a layout design in terms of files, cells & mask primitives. On the layout level, the component parameters are totally different from schematic level. So it provides the facility to the user to analyze the response of the circuit before forwarding it to the time consuming & costly process of fabrication. There are rules for designing layout diagram of a schematic circuit using which user can compare the output response with the expected one.

L- Edit: An Integrated Circuit Layout Tool

In L- Edit, layers are associated with masks used in the fabrication process. Different layers can be conveniently represented by different colors and patterns. L- Edit describes a layout design in terms of files, cells, instances, and mask primitives. You may load as many files as desired into memory. A file may be composed of any number of cells. A file may be composed of any number of cells. These cells may be hierarchically related, as in a typical design, or they may be independent, as in a library file. Cells may contain any number or combination of mask primitives and instances of other cells.

Cells: The Basic Building Blocks

The basic building block of the integrated circuit design in L- Edit is a cell. Design layout occurs within cells. A cell can:

- Contain part or all of the entire design.
- Be referenced in other cells as a sub- cell, or instance.
- ✤ Be made up entirely of instances of other cells.
- ✤ Contain original drawn objects, or primitives.
- Be made up entirely of primitives or a combination of primitives and instances of other cells.

Hierarchy

L- Edit supports fully hierarchical mask design. Cells may contain instances of other cells. An instance is a reference to a cell; should you edit the instanced cell, the change is reflected in all the instances of that cell. Instances simplify the process of updating a design, and also reduce data storage requirements, because an instance does not need to store all the data within the instanced cell instead, only a reference to the instanced cell is stored, along with information on the position of the instance and on how the instance may be rotated and mirrored.

L- Edit does not use a "separated" hierarchy: instances and primitives may coexist in the same cell at any level in the hierarchy. Design files are self- contained. The pointer to a cell contained in an instance always points to a cell within the same design file. When cells are copied from one file to another, L- Edit automatically copies across any cells that are instanced by the copied cell, to maintain the self- contained nature of the destination file.

Design Rules

Manufacturing constraints can be defined in L- Edit as design rules. Layouts can be checked against these design rules.

Design Features

L- Edit is a full- custom mask editor. Manual layout can be accomplished more quickly because of L Edit's intuitive user interface. In addition, one can construct special structures to utilize a technology without, worrying about problems caused by automatic transformations. Phototransistors, guard bars, vertical and horizontal bipolar transistors, static structures, and Schottky diodes, for example, are as easy to design in CMOS- Bulk technology as are conventional MOS transistors.

Floor plans

L- Edit is a manual floor planning tool. You have the choice of displaying instances in outline, identified only by name, or as fully fleshed- out mask geometry. When you display your design in outline, you can manipulate the arrangement of the cells in your design quickly and easily to achieve the desired floor plan. One can manipulate instances at any level in the hierarchy, with insides hidden or displayed, using the same graphical move/ select operations or rotation/ mirror commands that you use on primitive mask geometry.

Memory Limits

In L- Edit, one can make your design files as large as one like, given available RAM and disk space.

Hard Copy

L- Edit provides the capability to print hard copy of the design. A multiage option allows very large plots to

be printed to a specific scale on multiple 8 $1/2 \ge 11$ inch pages. An L- Edit macro is available to support large- format, high- resolution, color plotting on inkjet plotters.

Variable Grid

L- Edit's grid options support lambda- based design as well as micron- based and mil- based design.

Error Recovery

L- Edit's error- trapping mechanism catches system errors and in most cases provides a means to recover without losing or damaging data.

L-Edit Modules

- ✤ L- Edit TM: a layout editor
- ✤ L- Edit ¤ Extract TM: a layout extractor
- L- Edit \cong DRC TM: a design rule checker

L- Edit is a full- featured, high-performance, interactive, graphical mask layout editor. L- Edit generates layouts quickly and easily, supports fully hierarchical designs, and allows an unlimited number of layers, cells, and levels of hierarchy. It includes all major drawing primitives and supports 90°, 45°, and all- angle drawing modes.

L- Edit ¤ Extract creates SPICE- compatible circuit netlists from L- Edit layouts. It can recognize active and passive devices, sub circuits, and the most common device parameters, including resistance, capacitance, device length, width, and area, and device source and drain area.


L- Edit ¤ DRC features user- programmable rules and handles minimum width, exact width, minimum space, minimum surround, non- exist, overlap, and extension rules. It can handle full chip and region- only DRC. DRC offers Error Browser and Object Browser functions for quickly and easily cycling through rule-checking errors.


Steps to use Tanner tool:

i.SCHEMATIC (S-edit):


Start the tanner EDA by using the desktop shortcut or by using the


Start \rightarrow Programs \rightarrow tanner EDA \rightarrow tanner tool v13.0 \rightarrow S-edit.








S-Edit		- 6 🗙
File Edit Yiew Draw Cell : 마다 중 국민 제 보다 후		»
		· · · · · · · · ·
Libraries 🕑 🗙		Properties
>		
		* 🗠 🖈 🛊 🤹
		Ba Pec 🗢 😻
	New Design	
Add Remove	Design name: Give here design name	
Fíter V		
	Create in folder:	
	D:\AMan 🖉 🛄	
	7	
	Give path OK Cancel	
Open Instance Find		
		Properties Find
	Command # SED 2009-06-15 12:43:52 Started: SEdt v13:11 build 3994	<u>.9 ×</u>
	# SED Visit Tarren EDA linet window size 126 179 768 442 -max	
Symbol:	setup general set -language english mode select	Ξ.
Libraries Hierarchy	source startup	~
Ready	Select	CAP NUM OVR
Ready	Saloct	CAP NUM OVR
🗃 S-Edit		CAP NUM OVR
<mark>₩ S-Edit</mark> Elle Edit <u>V</u> iew <u>D</u> raw <u>C</u> ell ;	Sebup Iools Window Halp	- F ×
<mark>₩ S-Fdit</mark> File Edit <u>Y</u> iow Draw Çoll ; D D D @ @ Q Q () & Da B	Setup Iools Window Help ☑ ☑ △ ← → 초 초 ▣ · ⊜ ? ● ? ┡ □ Ŀ ጊ ◯ L ? □? 프 ↑	- F ×
<mark>₩ S-Fdit</mark> File Edit <u>Y</u> iow Draw Çoll ; D D D @ @ Q Q () & Da B	Setup Iools Window Help D D O O + + 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	- F ×
S-Edit File Edit Yjew Draw Cell D D & P I I I I I I I I I I I I I I I I I I	Setup Iools Window Help D D O O + + 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	, · · · · · · · · · · · · · · · · · ·
S-Edit File Edit Yiow Draw Coll D D D D D D D Coll V Mon V to 3 Loranes C V V	Setup Iools Window Help D D O O + + 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
S-Edit File Edit Yiow Draw Coll D D D D D D D Coll V Mon V to 3 Loranes C V V	Setup Iools Window Help D D O O + + 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	,° • • • • • • • • • • • • • • • • • • •
S-Edit File Edit Yiow Draw Coll D D D D D D D Coll V Mon V to 3 Loranes C V V	Setup Iools Window Help D D O O + + 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
S-Edit File Edit Yiow Draw Coll D D D D D D D Coll V Mon V to 3 Loranes C V V	Setup Iools Window Help E A A A A A A A A A A A A A A A A A A A	
S-Edit File Edit Yiow Draw Coll D D D D D D D Coll V Mon V to 3 Loranes C V V	Setup Iools Window Help E A A A A A A A A A A A A A A A A A A A	
S-Edit File Edit Yiew Draw Cell P P P P P P P P P P View P P P P P P P P P P P P P P P P P P P	Setup Iools Window Help E A A A A A A A A A A A A A A A A A A A	
S-Edit File Edit Yiew Draw Cell P P P P P P P P P P Ven Corones Ven Add Remove	Setup Tools Window Help D D D D H + + 2 20 0 0 0 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 10 0 10 0 10 0 0 0	
S-Edit File Edit Yiew Draw Cell P P P P P P P P P P Ven Corones Ven Add Remove	Setup Tools Window Help D D D D H + + 2 20 0 0 0 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 1 20 10 0 0 10 0 10 0 10 0 0 0	
S-Edit File Edit Yiew Draw Cell P P P P P P P P P P Ven Corones Ven Add Remove	Setup Jools Window Help Setup Jools Window Help Setup L 2010 Setup L	
S-E dit File Edit Yiew Draw Cell View S Constant Constant Add Remove	Setup Jools Window Help Setup Jools Window Help Setup 1 Setup 2 Setu	
S-Edit File Edit Yiew Draw Cell P P P P P P P P P P Ven Corones Ven Add Remove	Setup Jools Window Help Setup Jools Window Help Setup 1 Setup 2 Setu	
S-Edit File Edit Yiew Draw Cell D D Control View View View Coranes Add	Setup Tools Window Help Setup Tools Window He	
S-Edit File Edit Yiew Draw Cell D D Control View View View Coranes Add	Setup Tools Window Help Setup Tools Window He	
S-Edit File Edit Yiew Draw Cell D D Control View View View Coranes Add	Setup Tools Window Help Setup Tools Window He	
Add Remove	Setup Tools Window Help Setup Tools Window He	
Add Remove	Setup Tools Mindow Help Setup Tools Mindow Help Setup Tools Mindow Help Setup Tools Setup Tools Setup Tools Setup Tools Setup Tools Setup Tools Setup Tools Setup Tools Mindow Setup Tools Mindow Setu	
Add Remove	Solup Tools Mindow Help Solup Tools Mindow Help Select Select Select Select Select Select Select Select Select Select Select Select Select Select Select Select Select S	ropertes Find
S-Edit Elio Edit Yiov Draw Coll Mov Corars Add Remove Fiter Open Instance Find	Solup Tools Mindow Help Provide the second	ropertes Find
Add Remove	Schup Tools Window Help New Design Design name: Give here design name Creste in folder: DijaMan Give path OK Carcel 4 TD 2009-05-15 12:43:52 Sorted: 5Fdt v13.11 buid 3994 # SEU Vat Targe 126 179 769 442 max	ropertes Find














名 T-Spice - [INV]		
File Edit View Simulation Table Setup Window Help		_ & ×
다 🛎 🖬 🚭 🔃 🚜 🕹 🖻 📾 🗠 🗠 📑 🧕 🥏		
After adding the commands just click on run		
* repairs perns: yes * Run Simulation: 80 characters		<u>^</u>
* (Carbingedual): 80 characters * Root path: D:\vtuexperiments\INV		
* Exclude global pins: no		
* Control property name: SPICE		
********* Simulation Settings - General section *********		
********* Simulation Settings - Farameters and SPICE Options *********		
* Devices: SPICE.ORDER > 0		
MNMOS_1 Out & Gnd Vdd NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u		
MPMOS_1 Out & Vdd Vdd PMOS W=2.5u L=250n &S=2.25p PS=6.8u &D=2.25p PD=6.8u .PRINT TRAN V(A)		
.PRINT TRAN V (A)		
******** Simulation Settings - Analysis section *********		
********** Simulation Settings - Additional SPICE commands *********		
.tran 10n 100n		
*.lib "G:\vtuexperiments\INV\Generic_025.lib" TT		
.lib "C:\IMS\vtuexperiments\INV\Generic_025.lib" TT		
v1 & GND BIT ({11001100})		
VI V dd GND 5		
• END		<u> </u>
		2
Status Input file Out Start Date/Time Elap		
n a smulaton	Ln 38, ⊂ol 1	
W-Edit Waveform Viewer - [C:\IMS\vtuexperiments\INV\INV.out]		
File Edt View Chart Options Window Help		
5.0 		





ii) Layout (L-edit):


Start \rightarrow Programs \rightarrow tanner EDA \rightarrow tanner tool v13.0 \rightarrow L-edit
















L-Edit - [CellO Single_stage*] File Edt View Draw Cel Setup Tools W	Vindow Help	_ - X
	😨 静 斎 論 党 🎄 ⊅ 🔛 Allevels 🔽 🥵 🖥 🗃 🚍 🧼 69.78:-22.11 Microns 🔍	
	▼ % ···· 、 ···· ··· ··· ··· ············	
◆ � 乾 ま 湖 串 蒜 ⊷ 站 回 玉 ■		
非 非 場 申 辞 •= 丝 H 王 ■ N Wel C H M	After that	
Layer ► E U	Extract Standard Rule Set Ceneric_025.ext	
Label Tile Error Marl Error Poly Error Poly		
Error High		
Device La	SPICE extract output file	
NotEsists	Cel0.spc	
Select:	Browse Edit	
▼	☑ Overwrite existing ☑ Open SFICE output file after extracting	
<u>_</u>	OK Cancel	
Ready	26	
	Not I	Mode: Drawing
		Mode: Lrawing
	Indow Help	
図 File Edit View Draw Cell Setup Tools W 1 2 2 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日	/indow Help	
B File Edit View Draw Cell Setup Tools W ☆ ☆	Andow Help ■ 静脉 系 論 武 杰 ② 鼎 Allevels ▼ 盛 唱 國 果 参 69.78;-22.11 Microns ▼ ▼ へ ↓ ピ 目 ふ な 4 ← 目 印 日 約 目 日 哲 が 説 □ 日 本 文 ↓ 译 第 第 第 後 ② 合 目 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
k □	/indow Help	
Setup Trave Cel Setup Trools W ● ● ● <		
Image: File Edit View Draw Cell Setup Tools W Image: File Edit View Draw Cell Setup Tools W Image: File Edit View Draw Cell Setup Tools W Image: File Edit View Draw Cell Setup Tools W Image: File Edit Draw Cell Setup Tools W <td>Andow Help Andow Help</td> <td></td>	Andow Help	
Bit Edt View Draw Cell Setup Tools W Image: Setup Tools	Andow Help	
Image: Setup File Edit View Draw Cell Setup Fools W Image: Setup Fools W <tr< td=""><td>Andow Help Andow Help</td><td></td></tr<>	Andow Help	
File Edt View Draw Cel Setup Tools W File Edt View Draw Cel Setup Tools W Solution State Setup Tools W Solution S	Andow Help Andow	
Tie Edt View Draw Cel Setup Tools W T	Andow Help All Levels V P P 69.78:-22.11 Microns V A A A A A A A A A A A A A A A A A A A	
File Edt View Draw Cell Stock Wiew Image: Stock Image: S	Andow Help A Mode Help A Mode A A A A A A A A A A A A A A A A A A A	
Price Edit View Draw Cell Setup Tools W Image: Setup Too	Andow Help Andow	
File Edt View Draw Cel Setus Tools W File Edu View Draw	Andow Help Andow	
File Edt View Draw Cel Setup Tools W Image: Setup I	Andow Help A Mode Help A Mode A Mod	
File Edt View Draw Cel Setup Tools W File Edu Cel Setup Tools W <	Andow Help A Modew Help A Mo	
File Edt View Draw Cell Setup Tools W Image: Setup	Andow Help Andow	
File Edt View Draw Cel Setup Tools W Pie Edt View Draw Cel Setup Tools W Pie Edt View Pay Pie Edt Pie Edt View Pay Pie Edt Pie Pay	Andow Help A Modew Help A Mo	
File Edt View Draw Cel Setup Tools W Pie Edt View Draw Cel Setup Tools W Pie Edt View Pay Pie Edt Pie Edt View Pay Pie Edt Pie Pay	Andow Help A Modew Help A Mo	




Mode: Drawing

Ready



	- [NV_1]		D'
File Edit	View Simulation Table Setup Window Help	-	
) 💣 🖬	3 😂 C. 🦛 X 🖻 🖻 🗢 🗠 🔄 🞯 🥏		
	uit ixtracted by Tanner Mesearch's L-Edit Version 1%.11 / Extract Version 1%.11 ; File: C:Documents and Settings/Administrator/Desktop/yturkperiments/INV/LXTOT/INV/INV.tdb		ł
	rice: C:)Documents and settings/Administrator/Desktop/Vtuexperiments/INV/LAGOI/INV/LAV.tds : Cello Version 1.06		
	act Definition File:)Generic0 25um/Generic 025.ext		
	act Date and Time: 06/23/2009 - 12:04		
NODE	NAME ALIASES		
r	1 = Out (26.95 , 17.68)		
r	Z = GND (25.99 , 10.01)		
	3 - vdd (25.98 , 24.14)		
•	4 = Å (25.02 , 17.24)		
	A GND GND NRGS L=250n W=2.5u AD=2p PD=6.6u AS=2p PS=6.6u \$ [26.34 12.36 26.59 14.86] A vdd vdd PRGS L=250n W=2.5u AD=2p PD=6.6u AS=2p PS=6.6u \$ [26.34 20.95 26.59 23.45]		
32 0100	A vad vad PROS L-250H W-2.50 RD-20 PD-6.60 RS-20 PS-6.60 3 [26.54 20.95 26.59 25.45]		
Total	1 Nodes: 4		
• Total • Total	1 Nodes: 4 1 Elements: 2		
Total Total Total	1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0		
Total Total Total Outpu	1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: O ut Generation Elapsed Time: 0.015 sec		
Total Total Total Outpu Total	1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: O ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec		
Total Total Total Outpu Total	l Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: O ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100))		
Total Total Total Outpu Total /1 & GN /2 vdd	l Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: O ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100))		
Total Total Total Outpu Total 1 A GN 2 vdd tran 1 print	<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 100 100n tran v(A) v(Aut)</pre>		
Total Total Total Outpu Total Total 2 vdd tran 1 print lib "(<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 10n 100n</pre>		
Total Total Total Outpu Total Total 2 vdd tran 1 print lib "(<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 100 100n tran v(A) v(Aut)</pre>		
Total Total Total Outpu Total Total 2 vdd tran 1 print lib "(<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 100 100n tran v(A) v(Aut)</pre>		
Total Total Total Outpu Total Total 2 vdd tran 1 print lib "(<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 100 100n tran v(A) v(Aut)</pre>		
Total Total Total Outpu Total Total 2 vdd tran 1 print lib "(<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 100 100n tran v(A) v(Aut)</pre>		
Total Total Total Outpu Total Total 2 vdd tran 1 print lib "(<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec (ND BIT ((11001100)) GND 5 10n 100n tran v(A) v Out) C:\IMS\vtuexperiments\INV\Generic_025.11b" TT</pre>	2	
 Total Total Total Output Total <li< td=""><td><pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 100 100n tran v(A) v Out) C:\IMS\vtuexperiments\INV\Generic_025.lib" T7 </pre></td><td></td><td></td></li<>	<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 1.109 sec ND BIT ((11001100)) GND 5 100 100n tran v(A) v Out) C:\IMS\vtuexperiments\INV\Generic_025.lib" T7 </pre>		
<pre>* Total * Total * Total * Total * Outpu * Total * Outpu * Total * Outpu * Total * I & GP * Total * END ************************************</pre>	<pre>I Nodes: 4 I Elements: 2 I Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec I Extract Elapsed Time: 1.109 sec (ND BIT ((11001100)) GND 5 IOn 100n tran v(A) v Out) C:\INS\vtuexperiments\INV\Generic_025.1ib" TT Input file Out StartDate/Time Elap INV.sp IN Juy01,20 00</pre>		
* Total * Total * Total * Outpu * Outpu * Total * 1 & GW 2 vdd tran 1 print lib * C END	<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 1.109 sec Np BIT ((11001100)) GND 5 100 100n tran v(A) v Out) C:\IMS\vtuexperiments\INV\Generic_025.lib" T7 Input file Out Start Date/Time Elap INV.sp IN JuyOl, 20 00 DNv.sp IN JuyOl, 20 00</pre>		
* Total * Tota	<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 0.015 sec 1 Extract Elapsed Time: 1.109 sec (ND BIT ((11001100)) GND 5 100 100n tran v(A) v Out) C:\IMS\vtuexperiments\INV\Generic_025.11b" TT</pre>		
* Total * Total * Total * Outpu * Total v1 & GN v2 vdd .tran 1 .print	<pre>1 Nodes: 4 1 Elements: 2 1 Number of Shorted Elements not written to the SPICE file: 0 ut Generation Elapsed Time: 1.109 sec Np BIT ((11001100)) GND 5 100 100n tran v(A) v Out) C:\IMS\vtuexperiments\INV\Generic_025.lib" T7 Input file Out Start Date/Time Elap INV.sp IN JuyOl, 20 00 DNv.sp IN JuyOl, 20 00</pre>	لغ	

T-Spice	-[INV_1]				
File Edit	View Simul	ation Table Setup	vindow Help		- 8
_ D 🚅 🖪	AR	👪 X 🖻 🖻 -	~ 🗄 🔯 🥏		
6 19 19 19 19 19 19 19 19 19 19 19 19 19					
× • 1	bave				
* Extra	ict Pate	and Time: 06/	372009 - 12:04		~
+ NODE	NAME ALI	APPC			
* NODE		(26.95 / 17.6	1		
*		(25.99 , 10.0			
*		(25.98 , 24.1			
*	4 = A (25.02 , 17.24)			
			-2.5u AD-2p PD-6.6u AS-2p PS-6.6u 🕴 2		
M2 Out	A vdd vd	d PNOS L=250n	=2.5u AD=2p PD=6.6u AS=2p PS=6.6u \$ 2	26.34 20.95 26.59 23.45	
	Nodes: Element				
			ents not written to the SPICE file: O		
		tion Elapsed 7			
		Elapsed Time:			
		11001100})			
v2 vdd	GND 5				
.tran 1	lOn 100n				
	tran v(A				
	:\IMS\vt	uexperiments\]	V\Generic_025.1ib" TT		
.END					
					~
Status	Innut file	Out Start Date	me Flan		-
inished	INV.sp	IN July 01, 20	· · · · · · · · · · · · · · · · · · ·		
finished	INV.spc	IN July 01, 20	00		
finished	INV.sp	IN July 01, 20			
finished Finished	INV.sp INV.sp	IN July 01, 20 IN July 01, 20			
rhished	INT.SD	[N July 01, 20	00		~
	e document			Ln ZZ, Col 1	



DATE:

DIFFERENTIAL AMPLIFER

AIM:

To calculate the gain, bandwidth and CMRR of a differential amplifier through schematic entry using Tanner EDA tool.

FACILITIES REQUIRED AND PROCEDURE

a) Facilities required to do the experiment

S.No.	SOFTWARE REQUIREMENTS	Quantity
1	S-Edit, W-Edit, T-Edit using Tanner Tool.	1

b) Procedure for doing the experiment


S.No	Details of the step						
1	Draw the schematic of differential amplifier using S-edit and generate the Symbol.						
2	Draw the schematic of differential amplifier circuit using the generated Symbol.						
3	Perform AC Analysis of the differential amplifier.						
4	Obtain the frequency response from W-edit.						
5	Obtain the spice code using T-edit.						

PROCEDURE:


- Enter the schematic of differential amplifier using S-Edit.
- Perform AC Analysis of the differential amplifier.
- Go to 'setup' in that select 'spice simulation'. Choose 'ac analysis' and give the following values.
- Set 'Start frequency =10',' Stop frequency=10meg', 'No. of frequency=25', 'Sweep type = dec'. Click on 'general' type and give path to Generic 250nm.lib.Then Click OK.
- RUN Simulation to get output.
- Obtain the frequency response from W-Edit.
- Obtain the spice code using T-Edit.

SCHEMATICDIAGRAM:

DIFFERENTIAL MODE:



DIFFERENTIAL MODE OUTPUT:



*----- Devices With SPICE.ORDER > 0.0 ------

VV3 Vdd Gnd DC 5 \$ \$x=1200 \$y=3800 \$w=400 \$h=600

VVbias N_6 Gnd DC 700m \$ \$x=6500 \$y=2600 \$w=400 \$h=600

VV1 N_3 Gnd DC 0 AC 1 0 \$ \$x=3200 \$y=2800 \$w=400 \$h=600

VV2 N_5 Gnd DC 0 AC 1 180 \$ \$x=7200 \$y=2900 \$w=400 \$h=600

.PRINT AC Vdb(Out) \$ \$x=8350 \$y=4050 \$w=1500 \$h=300

.PRINT AC Vp(Out) \$ \$x=8350 \$y=4450 \$w=1500 \$h=300

.MEASURE AC AC_Measure_Gain_1 MAX vdb(Out) ON \$ \$x=8250 \$y=5600 \$w=1500 \$h=200

.MEASURE AC AC_Measure_GainBandwidthProduct_1_Gain MAX vdb(Out) OFF

.MEASURE AC AC_Measure_GainBandwidthProduct_1_UGFreq WHEN Vdb(Out)=0 OFF

.MEASURE AC AC_Measure_GainBandwidthProduct_1

 $PARAM = 'AC_Measure_GainBandwidthProduct_1_Gain*AC_Measure_GainBandwidthProduct_1_UGFr$

eq' +ON \$ \$x=8250 \$y=5200 \$w=1500 \$h=200

******** Simulation Settings - Analysis Section ********


.ac dec 25 10 10X

******* Simulation Settings - Additional SPICE Commands ********

.end

SCHEMATICDIAGRAM:

COMMON MODE:



COMMON MODE OUTPUT:

Tanner	T-Spice 15.02	C:\DOCUME	~1\ADMINI~1.E	C2\LOCALS	~1\Temp	o\Cell0.sp	
	- Out.vab						
0.000 -							
-5.000 -	-						
-10.00 -	-					<u> </u>	
	-						
-15.00 -	-						
-20.00 -	-						
	Out:Vp	1	1 1				1
150.0 -	-						
100.0 -	-						
50.00 -							
0.000 -	-						
-50.00 -	-		_				
-100.0 -							
-150.0 -	-						
10.	.00	100.0 1		10.00k Hz	100.0k	. 1.0	00X 10

******** Simulation Settings - General Section ********

.lib "C:\Documents and Settings\ece01\My Documents\Tanner EDA\Tanner Tools v15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" TT

*----- Devices With SPICE.ORDER == 0.0 ------

***** Top Level *****

MNMOS_2_5v_1 N_1 N_2 N_3 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u

+\$ \$x=3793 \$y=4300 \$w=414 \$h=600

MNMOS_2_5v_2 Out N_2 N_3 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u

+\$ \$x=6607 \$y=4300 \$w=414 \$h=600 \$m

MNMOS_2_5v_3 N_3 N_5 Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u

+\$ x=5507 y=3000 w=414 h=600 m

MPMOS_2_5v_1 N_1 N_1 Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u

+\$ \$x=4207 \$y=5300 \$w=414 \$h=600 \$m

MPMOS_2_5v_2 Out N_1 Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u

+\$ x=6193 y=5300 w=414 h=600

*----- Devices With SPICE.ORDER > 0.0 ------

VV3 Vdd Gnd DC 5 \$ \$x=1200 \$y=3800 \$w=400 \$h=600

VVbias N_5 Gnd DC 700m \$ \$x=6500 \$y=2600 \$w=400 \$h=600

VV1 N_2 Gnd DC 0 AC 1 0 \$ \$x=3200 \$y=2800 \$w=400 \$h=600

.PRINT AC Vdb(Out) \$ \$x=8350 \$y=4050 \$w=1500 \$h=300

.PRINT AC Vp(Out) \$ \$x=8350 \$y=4450 \$w=1500 \$h=300

.MEASURE AC AC_Measure_Gain_1 MAX vdb(Out) ON \$ \$x=8250 \$y=5600 \$w=1500 \$h=200

.MEASURE AC AC_Measure_GainBandwidthProduct_1_Gain MAX vdb(Out) OFF

.MEASURE AC AC_Measure_GainBandwidthProduct_1_UGFreq WHEN Vdb(Out)=0 OFF

.MEASURE AC AC_Measure_GainBandwidthProduct_1

PARAM='AC_Measure_GainBandwidthProduct_1_Gain*AC_Measure_GainBandwidthProduct_1_UGFr eq'

```
+ON  x=8250 y=5200 =1500 h=200
```

******* Simulation Settings - Analysis Section ********

.ac dec 25 10 10X

******* Simulation Settings - Additional SPICE Commands ********

.end

MEASUREMENT RESULT SUMMARY:

DIFFERNTIAL AMPLIFIER							
	COMMOM MODE	DIFFERNTIAL MODE					
AC_Measure_Gain	Ac=	Ad=					
AC_Measure_GainBandwidthProduct							

 $CMRR = A_d / A_c$

=

RESULT

EXP.NO:	CMOS GATES
DATE:	CINOS GATES

AIM:

To perform the functional verification of the CMOS gates through schematic entry.

FACILITIES REQUIRED AND PROCEDURE

a) Facilities required to do the experiment

S.No.	SOFTWARE REQUIREMENTS	QUANTITY
1	S-Edit, W-Edit, T-Edit using Tanner Tool.	1

b) Procedure for doing the experiment


S.NO	DETAILS OF THE STEP
1	Draw the schematic of CMOS Gates using S-edit
2	Perform Transient Analysis of the CMOS Inverter
3	Obtain the output wave form from W-edit
4	Obtain the spice code using T-edit

c) THEORY: (CMOS NOT)

- Inverter consists of nMOS and pMOS transistor in series connected between VDD and GND.
- The gate of the two transistors are shorted and connected to the input. When the input to the inverter A =0, nMOS transistor is OFF and pMOS transistor is ON. The output is pull-up to VDD.When the input A=1, nMOS transistor is ON and pMOS transistor is OFF. The Output is Pull-down to GND.

CMOS NOT

SCHEMATIC DIAGRAM:



OUTPUT WAVEFORM:

ner T-S	Spice 15.00	1001	C	Document	and Setti	ings/eee01/Des	ktop\balatanner\	bala\emosnot.spe		2:28:	06 PM 12/15/2
								1			
		1		1							1
.500-											
			1				1				C)
0		1	-	1	3		4				1
		1					1				1
- 000											
		1			1		1				1
		1					1				
		3					-				3
- 000							1				
					1		1	1	I	1	
.500											
					1			1	1	1	
000.		+									
					I		81		1		
0.0m		1									
E.				4			1				
000.		1									
.000	- ~ v	1.0		1.			10.1		S		100 m
		1								The set are set as	
					1						
		1									
			1		1			1		1	
.000											
											8
- 64040											
				3			8				
.000											
		-		1	1		1				a
		1									
		:		1	1		:	-			:
.000									the state of the s		
		-									
		1							1		
.500 -											
		1		3							
- 000.		4									
		-	1				-				-
0.0m -											
0.0m					1		1	a		1	1

******* Simulation Settings - General Section ********
.lib "C:\Documents and Settings\ece01\My Documents\Tanner EDA\Tanner Tools
v15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" TT

*----- Devices With SPICE.ORDER == 0.0 ------

***** Top Level *****

MNMOS_2_5v_1 Y A Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$

\$x=4293

+\$y=3300 \$w=414 \$h=600

MPMOS_2_5v_1 Y A Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ +\$x=4293 \$y=4500 \$w=414 \$h=600

*----- Devices With SPICE.ORDER > 0.0 ------VVdd_4 Vdd Gnd DC 5 \$ \$x=1200 \$y=3800 \$w=400 \$h=600 VVdd_5 A Gnd PULSE(0 5 0 5n 5n 95n 200n) \$ \$x=2800 \$y=3500 \$w=400 \$h=600 .PRINT TRAN V(A) \$ \$x=3250 \$y=4650 \$w=300 \$h=1500 \$r=270 .PRINT TRAN V(Y) \$ \$x=5350 \$y=4650 \$w=300 \$h=1500 \$r=270

******** Simulation Settings - Analysis Section ********


tran 10ns 1000ns.

******** Simulation Settings - Additional SPICE Commands ********

.end

CMOS NAND

SCHEMATIC DIAGRAM:



OUTPUT WAVEFORM:

	-Spice 15.00			latanner\bala\emosnand.spe	2:56:29 PM 12/15/2
5.000-			ii	i	
4.500-					
4.000-	E				· · · · · · · · · · · · · · · · · · ·
4.000				1	
3.500-					
0.000		3			
3.000 -					
2.500-					
		() (I	1 1		1 1
2.000-					
	E 0.				
1.500 -					
1.000-			() (31 (
1.000					
0.0m-				l	
0.000-			·	i i i i i	
5.000-	BIV				
5.000-					
4.500-					
4.500					
4.000					
4.000					
3.500					
	E	1			
3.000-					
	-				
2.500-					
2.000-					
1.500-			the second se		and the second sec
1.500-					
1.000 -					
1.000					
0.0m-					
0.000			energia de la companya de la company		and a second and the second
	Y:V	and the second sec		And a second sec	
5.000-					
4.500	F	V	1	v	
4.500-				1	
4.000 -	F				
	E i	1			
3.500-					
3.000-					
2.500-					
	E			1	
2.000 -					
10000					
1.500-					
1.000 -	E	1 1			
1.000-					
0.0m-					3
				1	
0.000					
	000 10.00n	20.00n 30.00n	40.00n 50.00n Seconds	60.00n 70.00n	80.00n 90.00n 1


*------ Devices With SPICE.ORDER > 0.0 ------VVdd_4 Vdd Gnd DC 5 \$x=1200 \$y=3800 \$w=400 \$h=600 VVoltageSource_1 A Gnd BIT({0101}) \$ \$x=3300 \$y=2100 \$w=400 \$h=600 VVoltageSource_2 B Gnd BIT({0011}) \$ \$x=4900 \$y=3000 \$w=400 \$h=600 .PRINT TRAN V(A) \$ \$x=2650 \$y=3150 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(B) \$ \$x=2650 \$y=4050 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(B) \$ \$x=2650 \$y=4050 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(Y) \$ \$x=7050 \$y=4850 \$w=300 \$h=1500 \$r=270 ******** Simulation Settings - Analysis Section ******** .tran 10ns 100ns

******* Simulation Settings - Additional SPICE Commands *********. .end

Prepared By Mr.S.BALABASKER, AP/ECE

CMOS NOR

SCHEMATIC DIAGRAM:



OUTPUT WAVEFORM:

	-Spice 15.00		C. 1960	unients and set	tings\ece01\Desk	top balatanner t	and entreamer ape			PM 12/15/20
5.000		1		r i		i i		1	iT	
4.500	+									
4.000										
3.500										
3.000										
2.600										
2.000-										
1.500-										
1.000										
and the second					1				1	
0.000- 5.000-	BIV									
4.500 -										
4.000-										
3.500-										
3.000 -										
2.500	+									
2.000-										
1.500										
1.000 -										
50.0m										
0.000					1					
5.000-	V.V								~	
4.500										
4.000 -									1	
3.500										
3.000					1				1	
2.500 -										
2.000-					1					
1.500-										
1.000 -										
00.0m -										
0.000			<u>~</u>				~			

******** Simulation Settings - General Section ********

.lib "C:\Documents and Settings\ece01\My Documents\Tanner EDA\Tanner Tools

v15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" TT

*----- Devices With SPICE.ORDER == 0.0 ------***** Top Level ***** MNMOS_1 Y A Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=4493 +\$y=2300 \$w=414 \$h=600 MNMOS_2 Y B Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5993 +\$y=2200 \$w=414 \$h=600 MPMOS_1 Y B N_3 Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=5993 +\$y=3600 \$w=414 \$h=600 MPMOS_2 N_3 A Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=5993 +\$y=4500 \$w=414 \$h=600

*----- Devices With SPICE.ORDER > 0.0 ------VVdd_4 Vdd Gnd DC 5 \$ \$x=700 \$y=3800 \$w=400 \$h=600 Vv1 A Gnd BIT({0101}) \$ \$x=2800 \$y=2100 \$w=400 \$h=600 VV2 B Gnd BIT({0011}) \$ \$x=3500 \$y=2100 \$w=400 \$h=600 .PRINT TRAN V(A) \$ \$x=2150 \$y=3150 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(B) \$ \$x=2750 \$y=3850 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(Y) \$ \$x=7050 \$y=3650 \$w=300 \$h=1500 \$r=270

******** Simulation Settings - Analysis Section ********
.tran 10ns 100ns
******** Simulation Settings - Additional SPICE Commands ********
.end

RESULT

DATE:

HALF ADDER AND FULL ADDER

AIM:

To perform the functional verification of the Full and Half adder circuit through schematic entry.

FACILITIES REQUIRED AND PROCEDURE

a) Facilities required to do the experiment

S.No.	SOFTWARE REQUIREMENTS	QUANTITY
1	S-Edit, W-Edit, T-Edit using Tanner Tool.	1

b) Procedure for doing the experiment


S.NO	DETAILS OF THE STEP
1	Draw the schematic of Full and Half adder Gates using S-edit
2	Perform Transient Analysis of the Full and Half adder circuit
3	Obtain the spice code using T-edit
4	Obtain the output wave form from W-edit

c) THEORY: (HALF ADDER)


The **half adder** adds two single binary digits *A* and *B*. It has two outputs, sum (*S*) and carry (*C*). The carry signal represents an overflow into the next digit of a multi-digit addition. The value of the sum is 2C + S. The simplest half-adder design, pictured on the right, incorporates an XOR gate for *S* and an AND gate for *C*. With the addition of an OR gate to combine their carry outputs, two half adders can be combined to make a full adder. The half adder adds two input bits and generates a carry and sum, which are the two outputs of a half adder. The input variables of a half adder are called the augend and addend bits. The output variables are the sum and carry.

HALF ADDER

SCHEMATIC DIAGRAM:



OUTPUT WAVEFORM:



******** Simulation Settings - General Section ******** .lib "C:\Documents and Settings\ece01\My Documents\Tanner EDA\Tanner Tools v15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" TT .subckt NAND2C A B Out Outbar Gnd Vdd *----- Devices With SPICE.ORDER < 0.0 ------* Design: Generic_250nm_LogicGates / Cell: NAND2C / View: Main / Page: * Designed by: Tanner EDA Library Development Team * Organization: Tanner EDA - Tanner Research, Inc. * Info: 2 Input NAND with complementary output. * Date: 5/30/2008 6:42:21 PM * Revision: 10 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200 *----- Devices With SPICE.ORDER == 0.0 ------MM1n 1 B Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3493 \$y=2800 +\$w=414 \$h=600 MM2n Out A 1 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3493 \$y=3600 +\$w=414 \$h=600 MM3p Out A Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=3493 \$y=4400 \$w=414 \$h=600 MM4p Out B Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=4693 \$y=4400 \$w=414 \$h=600 MM5n Outbar Out Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5893 +\$y=3600 \$w=414 \$h=600 MM6p Outbar Out Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u +\$ \$x=5893 \$y=4400 \$w=414 \$h=600 .ends .subckt XOR2 A B Out Gnd Vdd *----- Devices With SPICE.ORDER < 0.0 ------* Design: Generic_250nm_LogicGates / Cell: XOR2 / View: Main / Page: * Designed by: Tanner CES Design Team * Organization: Tanner Research, Inc. * Info: TSMC 0.25u Digital Standard Cell Library * Date: 10/13/2008 3:48:47 PM * Revision: 3 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200 *----- Devices With SPICE.ORDER == 0.0 ------MM1p 1 A Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=2907 +\$v=5000 \$w=414 \$h=600 \$m MM2p 2 A Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=4393 +\$y=5000 \$w=414 \$h=600 MM3p 4 B 1 Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=2493 \$y=4100 +\$w=414 \$h=600 MM4p 3 B Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=6207

+\$y=5000 \$w=414 \$h=600 \$m

MM5p Out 4 2 Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=4393 +\$y=4100 \$w=414 \$h=600

MM6p Out 4 3 Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=6207 +\$y=4100 \$w=414 \$h=600 \$m

MM7n Out 4 Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=7393


$$\begin{split} +\$y=&4100 \$w=&414 \$h=&600 \\ MM8n 4 B Gnd 0 NMOS25 W=&1.5u L=&250n AS=&975f PS=&4.3u AD=&975f PD=&4.3u \$ \$x=&1893 \$y=&2800 \\ +\$w=&414 \$h=&600 \\ MM9n 4 A Gnd 0 NMOS25 W=&1.5u L=&250n AS=&975f PS=&4.3u AD=&975f PD=&4.3u \$ \$x=&3507 \$y=&2800 \\ +\$w=&414 \$h=&600 \$m \\ MM10n Out B 5 0 NMOS25 W=&1.5u L=&250n AS=&975f PS=&4.3u AD=&975f PD=&4.3u \$ \$x=&5507 \$y=&2800 \\ +\$w=&414 \$h=&600 \$m \\ MM11n 5 A Gnd 0 NMOS25 W=&1.5u L=&250n AS=&975f PS=&4.3u AD=&975f PD=&4.3u \$ \$x=&5093 \$y=&2000 \\ +\$w=&414 \$h=&600 \$m \\ MM11n 5 A Gnd 0 NMOS25 W=&1.5u L=&250n AS=&975f PS=&4.3u AD=&975f PD=&4.3u \$ \$x=&5093 \$y=&2000 \\ +\$w=&414 \$h=&600 \\ =&6$$

*------ Devices With SPICE.ORDER == 0.0 ------**** Top Level **** XNAND2C_1 A B N_1 CARRY Gnd Vdd NAND2C \$ \$x=4700 \$y=3975 \$w=1000 \$h=550 XXOR2_1 A B SUM Gnd Vdd XOR2 \$ \$x=4700 \$y=4900 \$w=1000 \$h=500


*------ Devices With SPICE.ORDER > 0.0 ------Vv3 Vdd Gnd DC 5 \$ \$x=700 \$y=4400 \$w=400 \$h=600 Vv1 B Gnd BIT({0011}) \$ \$x=3200 \$y=3400 \$w=400 \$h=600 VV2 A Gnd BIT({0101}) \$ \$x=3900 \$y=3400 \$w=400 \$h=600 .PRINT TRAN V(A) \$ \$x=2550 \$y=5150 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(B) \$ \$x=2450 \$y=4450 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(CARRY) \$ \$x=6150 \$y=3250 \$w=1500 \$h=300 .PRINT TRAN V(SUM) \$ \$x=6150 \$y=4550 \$w=1500 \$h=300 ******** Simulation Settings - Analysis Section ******* .tran 10n 100n ******** Simulation Settings - Additional SPICE Commands *******

FULL ADDER

SCHEMATIC DIAGRAM:



OUTPUT WAVEFORM:



********* Simulation Settings - General Section ******** .lib "C:\Documents and Settings\ece01\My Documents\Tanner EDA\Tanner Tools v15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" TT

------ Devices With SPICE.ORDER < 0.0 ------ Design: Generic_250nm_LogicGates / Cell: NAND2C / View: Main / Page:

* Designed by: Tanner EDA Library Development Team

* Organization: Tanner EDA - Tanner Research, Inc.

* Info: 2 Input NAND with complementary output.

* Date: 5/30/2008 6:42:21 PM

* Revision: 10 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200

*----- Devices With SPICE.ORDER == 0.0 ------MM1n 1 B Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3493 \$y=2800 +\$w=414 \$h=600 MM2n Out A 1 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3493 \$y=3600 +\$w=414 \$h=600 MM3p Out A Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=3493 \$y=4400 \$w=414 \$h=600 MM4p Out B Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=4693 \$y=4400 \$w=414 \$h=600 MM5n Outbar Out Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5893 +\$y=3600 \$w=414 \$h=600 MM6p Outbar Out Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=5893 \$y=4400 \$w=414 \$h=600 MM6p Outbar Out Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=5893 \$y=4400 \$w=414 \$h=600 MM6p Outbar Out Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=5893 \$y=4400 \$w=414 \$h=600

.subckt NOR3C A B C Out Outbar Gnd Vdd

*----- Devices With SPICE.ORDER < 0.0 ------

- * Design: Generic_250nm_LogicGates / Cell: NOR3C / View: Main / Page:
- * Designed by: Author
- * Organization: Organization
- * Info: Info
- * Date: 5/30/2008 6:42:21 PM
- * Revision: 53 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200

*----- Devices With SPICE.ORDER == 0.0 ------MM1n Out A Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=2093 +\$y=2100 \$w=414 \$h=600 MM2p Out C 2 Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ \$x=2093 +\$v=2800 \$w=414 \$h=600 MM3p 2 B 1 Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ \$x=2093 +\$y=3600 \$w=414 \$h=600 MM4p 1 A Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ \$x=2093 +\$y=4400 \$w=414 \$h=600 MM5n Out B Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3593 +\$y=2100 \$w=414 \$h=600 MM6n Out C Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5093 +\$y=2100 \$w=414 \$h=600 MM7n Outbar Out Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=6393 +\$y=2100 \$w=414 \$h=600 MM8p Outbar Out Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u

+\$ \$x=6393 \$y=2900 \$w=414 \$h=600 .ends
.subckt XOR2 A B Out Gnd Vdd
 * Devices With SPICE.ORDER < 0.0 * Design: Generic_250nm_LogicGates / Cell: XOR2 / View: Main / Page: * Designed by: Tanner CES Design Team * Organization: Tanner Research, Inc. * Info: TSMC 0.25u Digital Standard Cell Library * Date: 10/13/2008 3:48:47 PM * Revision: 3 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200
* Devices With SPICE.ORDER == 0.0 MM1p 1 A Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=2907 +\$y=5000 \$w=414 \$h=600 \$m
MM2p 2 A Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=4393 +\$y=5000 \$w=414 \$h=600
MM3p 4 B 1 Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=2493 \$y=4100 +\$w=414 \$h=600
MM4p 3 B Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=6207 +\$y=5000 \$w=414 \$h=600 \$m
MM5p Out 4 2 Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=4393 +\$y=4100 \$w=414 \$h=600 MM6p Out 4 2 Vdd PMOS25 W_22 L_250p AS_1 05p PS=7.2p AD_1 05p PD=7.2p \$\$\$ \$\\$z=6207
MM6p Out 4 3 Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=6207 +\$y=4100 \$w=414 \$h=600 \$m MM7n Out 4 Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=7393
+\$y=4100 \$w=414 \$h=600 MM8n 4 B Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=1893 \$y=2800
+\$w=414 \$h=600 MM9n 4 A Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3507 \$y=2800
+\$w=414 \$h=600 \$m MM10n Out B 5 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5507 \$y=2800
+\$w=414 \$h=600 \$m MM11n 5 A Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5093 \$y=2000 +\$w=414 \$h=600 .ends
* Devices With SPICE.ORDER == 0.0
***** Top Level ***** XNAND2C_1 A B N_2 N_1 Gnd Vdd NAND2C \$ \$x=5700 \$y=3575 \$w=1000 \$h=550 XNAND2C_2 B C N_5 N_3 Gnd Vdd NAND2C \$ \$x=5700 \$y=2875 \$w=1000 \$h=550 XNAND2C_3 A C N_7 N_6 Gnd Vdd NAND2C \$ \$x=5700 \$y=2175 \$w=1000 \$h=550 XNOR3C_1 N_1 N_3 N_6 N_8 CARRY Gnd Vdd NOR3C \$ \$x=7202 \$y=2775 \$w=1004 \$h=550 XXOR2_1 A B N_4 Gnd Vdd XOR2 \$ \$x=5600 \$y=4900 \$w=1000 \$h=500 XXOR2_2 N_4 C SUM Gnd Vdd XOR2 \$ \$x=7000 \$y=4600 \$w=1000 \$h=500
* Devices With SPICE.ORDER > 0.0 Vv4 Vdd Gnd DC 5 \$ \$x=500 \$y=4400 \$w=400 \$h=600
VV1 A Gnd BIT({01010101}) \$ \$x=3800 \$y=3000 \$w=400 \$h=600 Vv2 B Gnd BIT({00110011}) \$ \$x=3200 \$y=3000 \$w=400 \$h=600
Vv3 C Gnd BIT({00001111}) \$ \$x=2600 \$y=3000 \$w=400 \$h=600 .PRINT TRAN V(A) \$ \$x=1650 \$y=5650 \$w=1500 \$h=300 \$r=180
.PRINT TRAN V(B) \$ \$x=1650 \$y=5050 \$w=1500 \$h=300 \$r=180 .PRINT TRAN V(C) \$ \$x=1650 \$y=4450 \$w=1500 \$h=300 \$r=180
<u>.PRINT TRAN V(CARRY) \$ \$x=8650 \$y=2250 \$w=1500 \$h=300</u> 129 Prepared By Mr.S.BALABASKER,AP/ECE

RESULT:

4-BIT COUNTER

AIM:

To perform the functional verification of the 4-bit counter circuit through schematic entry.

FACILITIES REQUIRED AND PROCEDURE

a) Facilities required to do the experiment

S.No.	SOFTWARE REQUIREMENTS	QUANTITY
1	S-Edit, W-Edit, T-Edit using Tanner Tool.	1


b) Procedure for doing the experiment

S.NO	DETAILS OF THE STEP
1	Draw the schematic of 4-bit counter using S-edit
2	Perform Transient Analysis of the 4-bit counter
3	Obtain the spice code using T-edit
4	Obtain the output wave form from W-edit

c) THEORY: (COUNTER)

4-BIT COUNTER

SCHEMATIC DIAGRAM:



OUTPUT WAVEFORM:

	C-Spice 15.00	C:\Documents and Settings\ece01\Desktop\balatanner\bala\counter.spc	10:49:18 AM 12/16/2
5.000 - 4.500 - 4.000 -			
3.500-			
3.000 - 2.500 -			
2.000-			
1.500-			
00.0m - 0.000 -	┋╴┨╼┠╺┠╸┫╸┨╼┠╺┠╸┫╸┨╼┠╺┠╸┫		
5.000-	A:V		1
4.500-			
4.000- 3.500-			
3.000-			
2.500- 2.000-	+	+	
1.500-	<u>-</u>		
1.000- 00.0m-			
0.000-	B:V		
5.000-			
4.500- 4.000-			
3.500 - 3.000 -			
2.500-			!
2.000-			
1.000-			
00.0m - 0.000 -			
5.000-	C:V		
4.500-			
4.000- 3.500-			
3.000-			
2.500 - 2.000 -			
1.500-			
00.0m-			
0.000-			
5.000- 4.500-			
4.000-			
3.500- 3.000-			
2.500-			
2.000 - 1.500 -			
1.000-			
00.0m - 0.000 -			
5.000-	rst:V		
4.500-			
4.000 - 3.500 -	[+		
3.000 - 2.500 -			
2.000-			
1.500-			
00.0m-			
0.000-		1.500u 2.000u 2.500u 3.000u 3.500u 4.000u Seconds	

******** Simulation Settings - General Section ******** .lib "C:\Documents and Settings\ece01\My Documents\Tanner EDA\Tanner Tools v15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" TT .subckt DFFC Clk Clr Data Q QB Gnd Vdd *----- Devices With SPICE.ORDER < 0.0 ------* Design: Generic_250nm_LogicGates / Cell: DFFC / View: Main / Page: * Designed by: Tanner EDA Library Development Team * Organization: Tanner EDA - Tanner Research, Inc. * Info: D Flip-Flop with Clear * Date: 10/15/2008 12:04:43 PM * Revision: 144 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200 * Design: Generic 250nm LogicGates / Cell: DFFC / View: Main / Page: * Designed by: Tanner EDA Library Development Team * Organization: Tanner EDA - Tanner Research, Inc. * Info: D Flip-Flop with Clear * Date: 10/15/2008 12:04:43 PM * Revision: 144 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200 *----- Devices With SPICE.ORDER == 0.0 ------MM1p CB Clk Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=1293 +\$y=1800 \$w=414 \$h=600 MM2n CB Clk Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=1293 +\$y=1000 \$w=414 \$h=600 MM3p C CB Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=2693 +\$v=1800 \$w=414 \$h=600 MM4n C CB Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=2693 \$v=1000 +\$w=414 \$h=600 MM5p 3 Data Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=3993 +\$y=5600 \$w=414 \$h=600 MM6p 4 C 3 Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$\$x=3993 +\$y=4700 \$w=414 \$h=600 MM7n 4 CB 5 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3993 \$v=3900 +\$w=414 \$h=600 MM8n 5 Data Gnd 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3993 +\$v=3100 \$w=414 \$h=600 MM9p 6 10 Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=5693 +\$y=5600 \$w=414 \$h=600 MM10p 4 CB 6 Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$\$x=6107 +\$y=4700 \$w=414 \$h=600 \$m MM11n 4 C 7 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5693 \$y=3900 +\$w=414 \$h=600 MM12n 7 10 8 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5693 \$y=3100 +\$w=414 \$h=600 MM13n 8 Clr Gnd 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5693 +\$y=2300 \$w=414 \$h=600 MM14p 9 Clr Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$

\$x=7293 +\$v=5600 \$w=414 \$h=600 MM15p 4 CB 9 Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$\$x=7293 +\$y=4700 \$w=414 \$h=600 MM16p 10 4 Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=7193 +\$y=3400 \$w=414 \$h=600 MM17n 10 4 Gnd 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=7193 +\$y=2600 \$w=414 \$h=600 MM18p 11 10 Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=1393 +\$y=5200 \$w=414 \$h=600 MM19p 12 CB 11 Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=1393 +\$y=4400 \$w=414 \$h=600 MM20An 12 Clr 15 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=1393 +\$y=3600 \$w=414 \$h=600 MM20n 15 C 13 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=1393 +\$y=2800 \$w=414 \$h=600 MM21n 13 10 Gnd 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=1393 +\$y=2000 \$w=414 \$h=600 MM22p 17 Clr Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=3093 +\$y=5200 \$w=414 \$h=600 MM23p 12 C 17 Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=3093 +\$y=4400 \$w=414 \$h=600 MM24n 12 CB 17 0 NMOS25 W=1.50u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=3093 +\$y=3600 \$w=414 \$h=600 MM25Ap Q 17 Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=5293 +\$y=4400 \$w=414 \$h=600 MM25p 17 16 Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=4493 +\$y=5200 \$w=414 \$h=600 MM26An Q 17 Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=5293 +\$y=3600 \$w=414 \$h=600 MM26n 17 Clr 14 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=4493 +\$v=2800 \$w=414 \$h=600 MM27n 14 16 Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=4493 +\$y=2000 \$w=414 \$h=600 MM28Ap QB 16 Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=8193 +\$y=4300 \$w=414 \$h=600 MM28p 16 12 Vdd Vdd PMOS25 W=3.00u L=250n AS=1.95p PS=7.3u AD=1.95p PD=7.3u \$ \$x=6693 +\$y=4400 \$w=414 \$h=600 MM29An QB 16 Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=8193 +\$y=3500 \$w=414 \$h=600 MM29n 16 12 Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=6693 +\$v=3600 \$w=414 \$h=600 .ends .subckt INV A Out Gnd Vdd *----- Devices With SPICE.ORDER < 0.0 ------* Design: Generic 250nm LogicGates / Cell: INV / View: Main / Page:

* Designed by: Tanner EDA Library Development Team * Organization: Tanner EDA - Tanner Research, Inc. * Info: Inverter * Date: 5/30/2008 4:06:39 PM * Revision: 13 \$ \$x=7600 \$y=600 \$w=3600 \$h=1200 *----- Devices With SPICE.ORDER == 0.0 ------MM1n Out A Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u \$ \$x=4593 +\$y=2600 \$w=414 \$h=600 MM2p Out A Vdd Vdd PMOS25 W=3u L=250n M=2 AS=1.125p PS=3.75u AD=1.95p PD=7.3u \$ +\$x=4593 \$y=3600 \$w=414 \$h=600 .ends *----- Devices With SPICE.ORDER == 0.0 ------***** Top Level ***** XDFFC 1 clk N 1 N 2 D N 2 Gnd Vdd DFFC \$ \$x=3100 \$y=3400 \$w=800 \$h=1000 XDFFC_2 D N_1 N_4 C N_4 Gnd Vdd DFFC \$ \$x=4900 \$y=3400 \$w=800 \$h=1000 XDFFC 3 C N 1 N 5 B N 5 Gnd Vdd DFFC \$ \$x=6700 \$y=3400 \$w=800 \$h=1000 XDFFC 4 B N 1 N 6 A N 6 Gnd Vdd DFFC \$ \$x=8700 \$y=3400 \$w=800 \$h=1000 XINV_1 rst N_1 Gnd Vdd INV \$ \$x=2300 \$y=4100 \$w=600 \$h=400 *----- Devices With SPICE.ORDER > 0.0 ------Vv1 Vdd Gnd DC 5 \$ \$x=800 \$y=6000 \$w=400 \$h=600 Vv2 rst Gnd PULSE(0 5 0 1n 1n 95n 10u) \$ \$x=700 \$y=3500 \$w=400 \$h=600 Vv3 clk Gnd PULSE(0 5 0 5n 5n 95n 200n) \$ \$x=2200 \$y=2700 \$w=400 \$h=600 .PRINT TRAN V(A) \$ \$x=9550 \$y=4550 \$w=300 \$h=1500 \$r=270 .PRINT TRAN V(B) \$ \$x=7950 \$y=4450 \$w=300 \$h=1500 \$r=270 .PRINT TRAN V(C) \$ \$x=5950 \$y=4550 \$w=300 \$h=1500 \$r=270 .PRINT TRAN V(clk) \$ \$x=1650 \$y=2550 \$w=300 \$h=1500 \$r=90 .PRINT TRAN V(D) \$ \$x=4250 \$y=4450 \$w=300 \$h=1500 \$r=270 .PRINT TRAN V(rst) \$ \$x=950 \$y=4550 \$w=1500 \$h=300 \$r=180 ******** Simulation Settings - Analysis Section ********

.tran 1u 5u

******** Simulation Settings - Additional SPICE Commands ********* .end

RESULT:

DATE:

LAYOUT CMOS INVERTOR

AIM:

To draw the layout of CMOS Inverter using L-Edit and extract the SPICE code.

FACILITIES REQUIRED AND PROCEDURE

a) Facilities required to do the experiment


S.No.	SOFTWARE REQUIREMENTS	QUANTITY
1	L-Edit using Tanner Tool.	1

b) Procedure for doing the experiment


S.NO	DETAILS OF THE STEP
1	Draw the CMOS Inverter layout by obeying the Lamda Rules using L-edit.
2	i.Poly- 2λ ii.Activecontact- 2λ iii.ActiveContact-Metal- 1λ iv.ActiveContact-Activeregion- 2λ v.ActiveRegion-Pselect- 3λ vi.Pselect-nWell- 3λ
3	Check DRC to verify whether any region violate the Lamda rule
4	Setup the extraction and extract the spice code using T-spice.

CMOS INVERTER:

LAYOUT DAIGRAM:







RESULT:

DATE:

AIM:

To generate the automatic Layout from the schematic using the Tanner tool and verify the layout using simulation.

FACILITIES REQUIRED AND PROCEDURE


a) Facilities required to do the experiment

S.No.	SOFTWARE REQUIREMENTS	QUANTITY
1	S-Edit,L-Edit using Tanner Tool	1


b) Procedure for doing the experiment

S.NO	DETAILS OF THE STEP
1	Draw the schematic using S -Edit and verify the output in W-Edit.
2	Extract the schematic and store it in another location
3	Open the L-Edit, open the design in Ring VCO
4	Create the new cell
5	Open the schematic file(.sdl) using the SDL Navigator
6	Do the necessary connections as per the design.
7	Name the ports and check the design for the DRC Rules
8	Locate the Destination file in the setup Extract window and extract
	the layout. Include the Library and the print voltage statements in the net list
9	
	which is obtained.
10	Verify the layout design using W-Edit.


SCHEMATIC DIAGRAM:



LAYOUT GENERATION:



SIMULATED WAVEFORM:



RESULT:

APPENDIX (FPGA PIN DETAILS)



CLOCK SOURCE:

CLOCK INPUT	FPGA PIN
CLK	A8

APPENDIX (FPGA PIN DETAILS)

Slide Switch connections with FPGA

SWITCHES	FPGA PINS
SW4	T14
SW5	T12
SW6	T9
SW7	T 7
SW8	T2
SW9	G12
SW10	Hl
SW11	R3
SW12	N11
SW13	N3
SW14	M13

LED connections with FPGA

LEDS	FPGA PINS
L16	R1
L15	R2
L14	К3
L13	T4
L12	T5
L11	Ró
L10	T8
L9	R10
LS	N10
L7	P12
Lő	N9
L5	N12
L4	P13
L3	R13
L2	T13
Ll	P14

Type of operation	Operator symbol	Description	Number of operands
Arithmetic	+	addition	2
	-	subtraction	2
		multiplication	2
	1	division	2
	%	modulus	2
	**	exponentiation	2
Shift	>>	logical right shift	2
	<<	logical left shift	2
	>>>	arithmetic right shift	2
	<<<	logical left shift	2
Relational	>	greater than	2
	<	less than	2
	>=	greater than or equal to	2
	<=	less than or equal to	2
Equality		equality	2
	!=	inequality	2
		case equality	2
	!==	case inequality	2
Bitwise	~	bitwise negation	1
	&	bitwise and	2
	1	bitwise or	2
	•	bitwise xor	2
Reduction	&	reduction and	1
	1	reduction or	1
	•	reduction xor	1
Logical	1	logical negation	1
108 - 10	22	logical and	2
	11	logical or	2
Concatenation	{ }	concatenation	any
	{ { } }	replication	any
Conditional	?:	conditional	3

Operator	Precedence	
! ~ + - (unary)	highest	
** * / % + - (binary)		
>> << >>> <<		
< <= > >= == != === !==		
&		
1		
&&		
11		
?:	lowest	

Name / Symbol	Characteristic (Truth) Table	State Diagram / Characteristic Equations	Excitation Table
\mathbf{SR} $-s \varrho$ $-s \varrho$ $-s \varphi$ $-s \varphi$ $-s \varphi$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$SR=00 \text{ or } 01$ $Q=0$ $Q=1$ $SR=00 \text{ or } 10$ $SR=01$ $Q_{next} = S + R'Q$ $SR = 0$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
JK $J \qquad \varrho$ Clk $K \qquad \varrho'$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	JK=10 or 11 JK=00 or 01 Q=0 JK=01 or 11 $Q_{next} = J'K'Q + JK' + JKQ'$ = J'K'Q + JK'Q + JK'Q' + JKQ' = K'Q(J'+J) + JQ'(K'+K) = K'Q + JQ'	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c} \mathbf{D} \\ \hline \mathbf{D} \\ \mathbf{Q} \\ \hline \mathbf{C} lk \\ \mathbf{Q}' \\ \end{array}$	$\begin{array}{ccc} \underline{D} & \underline{O} & \underline{Onext} \\ 0 & \times & 0 \\ 1 & \times & 1 \end{array}$	$D=0$ $Q=0$ $Q=1$ $D=1$ $Q=0$ $Q=1$ $D=1$ $Q_{next} = D$	$\begin{array}{c ccc} \underline{O} & \underline{Onext} & \underline{D} \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \end{array}$
T $T \qquad Q$ $Clk \qquad Q'$	$\begin{array}{cccc} \underline{T} & \underline{O} & \underline{Onext} \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$	$T=1$ $T=0$ $Q=0$ $T=1$ $T=0$ $T=1$ $Q_{next} = TQ' + T'Q = T \oplus Q$	$\begin{array}{c ccc} Q & Qnext & T \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$

ADDITIONAL PROBLEMS

Problems to be done by student

XILINX:

- 1. NOR Gate Expression For Y=AB+CD
- 2. NOR GATE EXPRESSION FOR Y=AB+CD
- 3. 1:4 Demux
- 4. Full Adder Using NAND Gate
- 5. **4:1 mux using 2:1 mux**
- 6. 8:1 mux using 2:1 mux
- 7. 1:8 demux (all 3 modelling)
- 8. BCD Encoder
- 9. Ripple Counter using T Flip Flop
- 10. T,JK, RS,D flip flop

TANNER

- 11. CMOS NAND (S-Edit)
- 12. CMOS NOR (S-Edit)
- 13. CMOS NAND (L-Edit)
- 14. CMOS NOR (L-Edit)
- 15. NOR Gate Expression For Y=AB+CD (S-Edit)
- 16. NOR GATE EXPRESSION FOR Y=AB+CD (S-Edit)